# HG62G Series High-Speed CMOS Gate Array



Sep. 1991 Rev. 0

1

#### Description

The HG62G series free-channel gate arrays are fabricated with 0.8  $\mu$ m CMOS process and double metal interconnect technology. The HG62G series consists of 4 master slices ranging from 14,540 to 34,797 raw gates with high I/O pin counts.

Internal gate delay time is as low as 0.3 ns per gate and output buffer speed is improved as 1.8 ns with maximum drivability of 24 mA output current.

The macro cells are compatible with the HG62S series, including RAM availability.

With the HG62G, it is easy to design high-speed, high-performance systems with on-chip autodiagnosis support.

#### Features

- Ultrahigh-speed operation
  - Internal gate (2-input power
  - NAND, FO = 2, Al = 2 mm)......0.3 ns typ. — Input buffer
    - (FO = 2, Al = 2 mm).....0.8 ns typ.
- Output buffer (C<sub>L</sub> = 50 pF).....1.8 ns typ.
  High drivability output
  - Selective buffers with  $I_{OL} = 2 \text{ mA}, 8 \text{ mA}, 12 \text{ mA} \text{ or } 24 \text{ mA}$
- High I/O pin counts
  - Around 40% improvement in a comparison with current HG62S series.

- Low power dissipation
  - Internal gate at 10 MHz
    - operation ......90 µw/gate typ.
- Autodiagnosis
  - Automatic test circuit and test pattern generation
- · RAM capability
  - Various single-/dual-port RAMS
  - Built-in autodiagnosis function
- Macro cell library variation
  - Compatibility with HG62S series
  - Power-type cell variation
  - Normal or scan type latches and flip-flops available
- Wide variety of input and output cells
  - Input, output and I/O buffers
  - TTL or CMOS levels
  - Reduced noise output buffers
  - Driving capacity:  $I_{OL} = 2, 8, 12, 24 \text{ mA}$
  - Oscillator, Schmitt-trigger inputs, pullup/down resistors
- · Package variety: High pin count packages
- Design support environment
  - Hierarchical design support
  - Fault simulator for test pattern evaluation
- Automatic test pattern
- Local design support center
- EWS (engineering work station) support

Ordering	Inform	ation
----------	--------	-------

Item	HG62G014	HG62G019	HG62G027	HG62G035
Gate count	14,540	19,519	27,587	34,797
Pad count	160	184	216	240



Package Type	Body	HG62G014	HG62G019	HG62G027	HG62G035
DILP-64S		(under dev)	(under dev)		
QFP-64	14 × 14 mm	(under dev)	(under dev)	(under dev)	
QFP-80	14 × 14 mm	(under dev)	(under dev)	(under dev)	(under dev)
QFP-100	14 × 14 mm	(under dev)	(under dev)	(under dev)	(under dev)
QFP-144	20 × 20 mm	(under dev)	(under dev)	(under dev)	(under dev)
QFP-176	24 × 24 mm	(under dev)	(under dev)	(under dev)	(under dev)
QFP-136	28 × 28 mm	128	(under dev)	(under dev)	(under dev)
QFP-168	28 × 28 mm	136	152	152	(under dev)
QFP-208	28 × 28 mm			188	188

#### **Maximum Available Signal Pins**

Note: (under dev): Under development

#### Logic Design Cautions

#### Number of Usable Gates


In free-channel gate arrays, a routing area is kept open by spoiling some of the basic cells in the channel area used. Therefore, the actual gate count depends on the logic circuit. Table 3 shows approximate gate counts.

If RAM is used, Hitachi needs to know the memory density (word/bit organization) and random logic gate counts to quote the best master slice selection.

#### Autodiagnosis

Automatic generation of high fault coverage (more than 95%) test circuits and test patterns requires the following:

- Dedicate two pins to test functions (figure 1).
- Use cells with scan function for latches, flipflops, and shift registers. Calculations for timing design and gate count estimation should use macro cells with the scan function. The names of macro cells with the scan function start with "T". For example, FD (normal)  $\rightarrow$  TFD (scan type).



#### **Approximate Actual Gate Counts**

• Autodiagnosis is also available for circuits with RAM, and the RAM itself can be autodiagnosed. Even when autodiagnosis is not required for RAM but only for the peripheral circuits, use RAM cells with the scan function.

#### Blocks

Logically unified circuits can be placed in a block during layout. The maximum number of gates in a block should be 4,000. Also, the total number of gates in all blocks should be less than 60% of the total number of gates.

#### **Gate Delay Time**

Gate delay time calculations are more accurate when they use actual routing information after automatic layout. However, a rough estimation is needed to prevent timing design errors in the earlier design phase. Gate delay times are estimated as follows:

```
\begin{split} t_{\text{plh}} &= t_{\text{olh}} + (K_{\text{lh}} \times C_L) \\ t_{\text{phl}} &= t_{\text{ohl}} + (K_{\text{hl}} \times C_L) \\ C_L &= \Sigma C_{\text{AL}} + 0.05 \times \Sigma L V \end{split}
```

Where:

C<sub>AL</sub>: Statistic wiring capacitance per fanout LV: Input load constant

The macro cell library lists the to, K, and LV constants.

In delay time calculations, the statistic wiring capacitance per fanout depends on whether the circuits are part of a block layout (table 1).

#### Table 1 Statistic Wiring Capacitance

Unit	: (	(pF/fo)
------	-----	---------

		Inter-DIOCK	
	Intra-block	G014, G019	G027, S035
CAL	0.12	0.25	0.35
Note:	Gate dela	y time distributi	ion: 35%–180%

Inter block

 $V_{CC} = 5 V \pm 5\%$ , Ta = -20°C to +75°C

#### **Macro Cell Library**

#### **I/O Buffers**

#### · Input buffers

							Delay					
Macro							Τ	t <sub>pih</sub> (ns)		t <sub>ph!</sub> (	ns)	
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	Kih	t <sub>ohl</sub>	K <sub>hl</sub>
TTL-level input buffer IT		-	-			D1			0.53	0.16	1.19	0.14
CMOS- level input buffer IC			_			D1			0.65	0.17	0.82	0.14

Note) When using EWS for gate array design, please reconfirm the latest availability of cells.

#### • Input buffers (cont)

							Delay					
Macro	-							1	t <sub>plh</sub> (	ns)	t <sub>phl</sub> (	(ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Levei when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>ih</sub>	tohi	K <sub>hi</sub>
Schmitt- trigger TTL-level input buffer ITS			_			D1			0.83	0.22	1.57	0.27
Schmitt- trigger CMOS- level input buffer ICS			_			D1			0.96	0.26	1.34	0.26
TTL-level input buffer with pull-up ITU		-	_			D2			0.53	0.16	1.19	0.14
TTL-level input buffer with pull-down ITD						D2			0.53	0.16	1.19	0.14
CMOS- level input buffer with pull-up ICU			_			D2			0.65	0.17	0.82	0.14
CMOS- level input buffer with pull-down ICD			-			D2			0.65	0.17	0.82	0.14
Schmitt- trigger TTL-level input buffer with pull-up ITSU		—	-			D2			0.83	0.22	1.57	0.27

• Input buffers (cont)

							Delay						
Macro					Symbol				t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)	
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count		<b>Clamp Level when Open</b>		Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohi</sub>	K <sub>hl</sub>	
Schmitt- trigger TTL-level input buffer with pull-down		_				D2			0.83	0.22	1.57	0.27	
ITSD									·				
Schmitt- trigger CMOS- level input buffer with pull-up						D2			0.96	0.26	1.34	0.26	
ICSU													
Schmitt- trigger CMOS- level input buffer with pull-down ICSD		—	-			D2			0.96	0.26	1.34	0.26	

#### Crystal oscillators

							Delay					
Macro								t <sub>pih</sub> (ns)		t <sub>phi</sub> (	ns)	
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>lh</sub>	t <sub>ohl</sub>	Khi
OSC in (2 M to 20 MHz) XIN		-	-			D1			2.40	0.19	1.80	0.11
OSC out (2 M to 20 MHz) XOUT		-	_			D1			0.96	0.12	0.66	0.13

#### • Crystal oscillators (cont)

							Delay					
Macro								t <sub>plh</sub> (ns)		tphi (	กร)	
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when V Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>ih</sub>	tohi	K <sub>hi</sub>
OSC in (32 k to 400 kHz) XIN1		_	-			D1			5.34	6.57	3.28	2.88
OSC out (32 k to 400 kHz) XOUT1			-			D1			0.96	0.12	0.66	0.13

### • Outputs and bidirectional buffers ( $I_{OL} = 2 \text{ mA}$ )

					_		Delay					
Macro	·····							Ţ	t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open		Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohi</sub>	K <sub>hl</sub>
Totempole output	Vcc-	-	3			D1			1.92	0.114		0.097
OT1					2 mA							
Three-state output	Vcc- Et≫r⊅r⊃d	-	4			D1	E		2.12	0.114	2.42	0.097
OZ1			5		2 mA		D		1.92		2.22	
Open-drain output	Vcc-	-	3			D1			(t <sub>olz</sub> ) 1.92	(K <sub>iz</sub> )	(t <sub>ozl</sub> ) 2.22	(K <sub>zl</sub> ) 0.097
ODN1					2 mA							
TTL-level I/O buffer	Refer to equivalent circuit of three-state output.	-	4		2 mA	D2	E D		<u>2.12</u> 1.92	0.114	2.42 2.22	0.097
ITO1	Refer to equivalent circuit of input buffers.		5						0.53	0.16	1.19	0.14

### • Outputs and bidirectional buffers $(I_{OL} = 2 \text{ mA})$ (cont)

							Delay					
Macro								1	t <sub>pih</sub> (	ns)	tphi	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Equiv. Circuit Count	luiv. L ite w	Clamp Level when Open		Sym- bol No.	<b>In-</b> put Name	Out- put Name	t <sub>olh</sub>	K <sub>lh</sub>	tohi	K <sub>hl</sub>
CMOS- level I/O buffer	Refer to equivalent circuit of three-state output.	-	4		2 mA	D2	E D	4	<u>2.12</u> 1.92	0.114	2.42 2.22	0.097
ICO1	Refer to equivalent circuit of input buffers.		5						0.65	0.17	0.82	0.14
TTL-level I/O buffer with Schmitt-	Refer to equivalent circuit of three-state output.	-	4		2 mA	D2	E D		<u>2.12</u> 1.92	0.114	<u>2.42</u> 2.22	0.097
trigger	Refer to equivalent circuit of input buffers.		5						0.83	0.22	1.57	0.27
CMOS- level I/O buffer with Schmitt-	Refer to equivalent circuit of three-state output.	-	4		2 mA	D2	E D		<u>2.12</u> 1.92	0.114	2.42 2.22	0.097
trigger	Refer to equivalent circuit of input buffers.		5						0.96	0.26	1.34	0.26
Three-state output buffer with pull-up OZ1U			4 5		2 mA	D2	E D		2.12 1.92	0.114	2.42 2.22	0.097
Three-state output	Vcc		4		2 mA	D2	E		2.12	0.114	2.42	0.097
buffer with pull-down OZ1D			5				D		1.92		2.22	
Open-drain output buffer with pull-up ODN1U			3			D2			(t <sub>olz</sub> ) 1.92	(K <sub>lz</sub> )	(t <sub>ozl</sub> ) 2.22	(K <sub>zl</sub> ) 0.097
TTL-level I/O buffer with pull-up	Refer to equivalent circuit of three-state output.	_	4		2 mA	D2	E D		<u>2.12</u> 1.92	0.114	<u>2.42</u> 2.22	0.097
ITO1U	Refer to equivalent circuit of input buffers.		5						0.53	0.16	1.19	0.14

- Outputs and bidirectional buffers ( $I_{OL}$  = 2 mA) (cont)

							Delay					
Macro									t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	In- put Name	Out- put Name	t <sub>oth</sub>	Kih	t <sub>ohl</sub>	K <sub>hi</sub>
TTL-level I/O buffer with pull-down	Refer to equivalent circuit of three-state output.	-	4		2 mA	D2	E D		<u>2.12</u> 1.92	0.114	<u>2.42</u> 2.22	0.097
ITO1D	Refer to equivalent circuit of input buffers.		5						0.53	0.16	1.19	0.14
CMOS- level I/O buffer with pull-up	Refer to equivalent circuit of three-state output.	-	4		2 mA	D2	E D		<u>2.12</u> 1.92	0.114	2.42 2.22	0.097
ICO1U	Refer to equivalent circuit of input buffers.		5						0.65	0.17	0.82	0.14
CMOS- level I/O buffer with	Refer to equivalent circuit of three-state output.		4		2 mA	D2	E D	-	2.12 1.92	0.114	2.42 2.22	0.097
pull-down ICO1D	Refer to equivalent circuit of input buffers.		5						0.65	0.17	0.82	0.14
TTL-level Schmitt- trigger I/O	Refer to equivalent circuit of three-state output.	-	4		2 mA	D2	E D		2.12 1.92	0.114	2.42 2.22	0.097
buffer with pull-up ITSO1U	Refer to equivalent circuit of input buffers.		5						0.83	0.22	1.57	0.27
TTL-level Schmitt- trigger I/O	Refer to equivalent circuit of three-state output.	-	4		2 mA	D2	E D		<u>2.12</u> 1.92	0.114	<u>2.42</u> 2.22	0.097
buffer with pull-down ITSO1D	Refer to equivalent circuit of input buffers.		5						0.83	0.22	1.57	0.27
CMOS- level Schmitt-	Refer to equivalent circuit of three-state output.	-	4			D2	E D		2.12 1.92	0.114	<u>2.42</u> 2.22	0.097
trigger I/O buffer with pull-up ICSO1U	Refer to equivalent circuit of input buffers.		5						0.96	0.26	1.34	0.26

• Outputs and bidirectional buffers ( $I_{OL} = 2 \text{ mA}$ ) (cont)

							Delay	ay					
Macro									t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)	
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open		Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>lh</sub>	t <sub>ohl</sub>	K <sub>hl</sub>	
CMOS- level Schmitt-	Refer to equivalent circuit of three-state output.	-	4		2 mA	D2	E D		2.12 1.92	0.114	2.42 2.22	0.097	
trigger I/O buffer with pull-down ICSO1D	Refer to equivalent circuit of input buffers.		5						0.96	0.26	1.34	0.26	

Note: Propagation delay constant from anable terminals (E) as three-state output responds to  $t_{olh} \rightarrow t_{olz}$  or  $t_{ozh}$ , and  $t_{ohl} \rightarrow t_{ohz}$  or  $t_{ozl}$ .

#### • Outputs and bidirectional buffers $(I_{OL} = 8 \text{ mA})$

							Delay					
Macro									t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	K <sub>hi</sub>
Totempole output OT3		-	3			D1			1.93	0.027	1.29	0.047
Three-state output OZ3		_	4 5		8 mA	D1	E D	-	2.13 1.93	0.027	1.49 1.29	0.047
Open-drain output ODN3		-	3			D1			(t <sub>olz</sub> ) 1.93	(K <sub>tz</sub> ) —	(t <sub>ozi</sub> ) 1.29	(K <sub>zl</sub> ) 0.047
TTL-level I/O buffer	Refer to equivalent circuit of three-state output.	-	4		8 mA	D2	E D	-	<u>2.13</u> 1.93	0.027	<u>1.49</u> 1.29	0.047
ITO3	Refer to equivalent circuit of input buffers.		5						0.53	0.16	1.19	0.14

• Outputs and bidirectional buffers ( $I_{OL}$  = 8 mA) (cont)

							Delay			_		
Macro								T	tpih	(ns)	tphi	(ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>łh</sub>	t <sub>ohi</sub>	K <sub>hl</sub>
CMOS- level I/O buffer	Refer to equivalent circuit of three-state output.	_	4		8 mA	D2	<u>e</u> D		<u>2,13</u> 1.93	0.02		0.047
ICO3	Refer to equivalent circuit of input buffers.		5						0.65	0.17	0.82	0.14
TTL-level I/O buffer with Schmitt-	Refer to equivalent circuit of three-state output.	-	4		8 mA	D2	E D		<u>2.13</u> 1.93	0.027	7 <u>1.49</u> 1.29	0.047
trigger	Refer to equivalent circuit of input buffers.		5						0.83	0.22	1.57	0.27
CMOS- level I/O buffer with Schmitt-	Refer to equivalent circuit of three-state output.	_	4		8 mA	D2	E D		<u>2.13</u> 1.93	0.027	<u>1.49</u> 1.29	0.047
trigger	Refer to equivalent circuit of input buffers.		5						0.96	0.26	1.34	0.26
Three-state output buffer with pull-up OZ3U	Vcc Eloritorio de la companya de la	_	4 5		8 mA	D2	E D		2.13 1.93	0.027	1.49 1.29	0.047
Three-state output buffer with pull-down OZ3D			4 5		8 mA	D2	E D		2.13 1.93	0.027	1.49 1.29	0.047
Open-drain output buffer with pull-up ODN3U			3			D2			(t <sub>olz</sub> ) 1.93	(K <sub>tz</sub> )	(t <sub>ozi</sub> ) 1.29	(K <sub>zl</sub> ) 0.047
TTL-level I/O buffer with pull-up	Refer to equivalent circuit of three-state output.	—	4		8 mA	D2	E D		<u>2.13</u> 1.93	0.027	<u>1.49</u> 1.29	0.047
ITO3U	Refer to equivalent circuit of input buffers.		5						0.53	0.16	1.19	0.14

٠	Outputs and	bidirectional	buffers (IOL	$= 8 \text{ mA} \pmod{2}$
---	-------------	---------------	--------------	---------------------------

							Delay					
Macro	7						<u></u>		tpih	(ns)	tphi	(ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	<b>In-</b> put Name	Out- put Name	toih	Kih	t <sub>ohi</sub>	Khi
TTL-level I/O buffer with pull-down	Refer to equivalent circuit of three-state output.	_	4		8 mA	D2	E D	-	<u>2.13</u> 1.93	0.027		0.047
ITO3D	Refer to equivalent circuit of input buffers.		5						0.53	0.16	1.19	0.14
CMOS- level I/O buffer with pull-up	Refer to equivalent circuit of three-state output.		4		8 mA	D2	E D		<u>2.13</u> 1.93	0.027	1.49 1.29	_ 0.047
ICO3U	Refer to equivalent circuit of input buffers.		5						0.65	0.17	0.82	0.14
CMOS- level I/O buffer with pull-down	Refer to equivalent circuit of three-state output.	_	4		8 mA	D2	E D		<u>2.13</u> 1.93	0.027	1.49 1.29	_ 0.047
iCO3D	Refer to equivalent circuit of input buffers.		5						0.65	0.17	0.82	0.14
TTL-level Schmitt- trigger I/O buffer with	Refer to equivalent circuit of three-state output.	_	4		8 mA	D2	E D		2.13 1.93	0.027	<u>1.49</u> 1.29	0.047
pull-up	Refer to equivalent circuit of input buffers.		5						0.83	0.22	1.57	0.27
TTL-level Schmitt- trigger I/O puffer with	Refer to equivalent circuit of three-state output.	_	4		8 mA	D2	E D		2.13 1.93	0.027	1.49 1.29	0.047
TSO3D	Refer to equivalent circuit of input buffers.		5						0.83	0.22	1.57	0.27
CMOS- evel Schmitt-	Refer to equivalent circuit of three-state output.	—	4		8 mA		E D		<u>2.13</u> 1.93		1.49 1.29	0.047
rigger I/O ouffer with oull-up ICSO3U	Refer to equivalent circuit of input buffers.		5						0.96	0.26	1.34	0.26

• Outputs and bidirectional buffers ( $I_{OL} = 8 \text{ mA}$ ) (cont)

							Delay					
Macro									t <sub>pih</sub> (ns)		t <sub>phi</sub> (i	ns)
Function and Macro Name Equiv. Circuit		Equiv. Gate Count	LV	<b>Clamp Level when</b> Open	Symbol	Sym- bol No.	In- put Name	Out- put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohi</sub>	K <sub>hl</sub>
CMOS-	Refer to equivalent	_	4			D2	E		2.13	0.027	1.49	0.047
level Schmitt-	circuit of three-state output.				8 mA		D		1.93		1.29	
trigger I/O buffer with pull-down ICSO3D	Refer to equivalent circuit of input buffers.		5						0.96	0.26	1.34	0.26

Note: Propagation delay constant from anable terminals (E) as three-state output responds to  $t_{olh} \rightarrow t_{olz}$  or  $t_{ozh}$ , and  $t_{ohl} \rightarrow t_{ohz}$  or  $t_{ozl}$ .

#### • GND noise reduction buffers $(I_{OL} = 8 \text{ mA})$

							Delay					
Macro									t <sub>pih</sub> (r	ns)	t <sub>phi</sub> (I	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>lh</sub>	t <sub>ohl</sub>	K <sub>hl</sub>
Totempole output OT3R		_	2			D1			2.92	0.035	5.37	0.051
Three-state output OZ3R		-	4		R 8 mA	D1	E D		2.35 2.15	0.037	3.84 3.64	0.054
Open-drain output ODN3R		—	2			D1			(t <sub>olz</sub> ) 2.92	(K <sub>lz</sub> ) 	(t <sub>ozl</sub> ) 5.37	(K <sub>zl</sub> ) 0.051
TTL-level I/O buffer	Refer to equivalent circuit of three-state output.	-	4		8 mA	D2	E D		<u>2.35</u> 2.15	0.037	<u>3.84</u> 3.64	0.054
ITO3R	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14

							Delay					
Macro									tpih	ns)	tphi	(ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>oih</sub>	K <sub>lh</sub>	t <sub>ohl</sub>	K <sub>hl</sub>
CMOS- level I/O buffer	Refer to equivalent circuit of three-state output.	_	4		R 8 mA	D2	E D		<u>2.35</u> 2.15	0.037	3.84 3.64	
ICO3R	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
TTL-level I/O buffer with Schmitt-	Refer to equivalent circuit of three-state output.		4		8 mA	D2	E D		<u>2.35</u> 2.15	0.037	<u>3.84</u> 3.64	0.054
trigger	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
CMOS- level I/O buffer with Schmitt-	Refer to equivalent circuit of three-state output.	_	4		8 mA	D2	E D		<u>2.35</u> 2.15	0.037	<u>3.84</u> 3.64	0.054
trigger	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26
Three-state output buffer with pull-up			4 6			D2	E D		2.35 2.15	0.037	3.84 3.64	0.054
OZ3RU	GND				<u>8 mA</u>							
Three-state output	Vccj	-	4		8 mA	D2	E		2.35	0.037	3.84	0.054
buffer with pull-down OZ3RD			6		R		D		2.15		3.64	
Open-drain output buffer with pull-up ODN3RU			2		B mA	D2			(t <sub>olz</sub> ) 2.92	(K <sub>iz</sub> ) —	(t <sub>ozl</sub> ) 5.37	(K <sub>zl</sub> ) 0.051
TTL-level I/O buffer with pull-up	Refer to equivalent circuit of three-state output.		4		B mA		E D		<u>2.35</u> 2.15	0.037	<u>3.84</u> 3.64	0.054
ITO3RU	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14

## • GND noise reduction buffers ( $I_{OL}$ = 8 mA) (cont)

•	GND noise	reduction	buffers	(LOL	= 8  mA (cont)
---	-----------	-----------	---------	------	----------------

							Delay					
Macro									t <sub>pih</sub> (i	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	In- put Name	Out- put Name	t <sub>olh</sub>	K <sub>lh</sub>	t <sub>ohl</sub>	К <sub>Ы</sub>
TTL-level	Refer to equivalent	-	4			D2	E	4	2.35	0.037		0.054
I/O buffer with pull-down	circuit of three-state output.				8 mA		D		2.15		3.64	
ITO3RD	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14
CMOS-	Refer to equivalent	_	4			D2	E		2.35	0.037	3.84	0.054
level I/O buffer with pull-up	circuit of three-state output.				8 mA		D		2.15		3.64	
ICO3RU	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
CMOS- level I/O buffer with	Refer to equivalent circuit of three-state output.	-	4		8 mA	D2	E D		<u>2.35</u> 2.15	0.037	<u>3.84</u> 3.64	0.054
puli-down ICO3RD	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
TTL-level	Refer to equivalent	-	4			D2	E		2.35	0.037	3.84	0.054
Schmitt- trigger I/O buffer with	circuit of three-state output.				B mA		D		2.15		3.64	
pull-up	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
TTL-level	Refer to equivalent		4			D2	E		2.35	0.037	3.84	0.054
Schmitt- trigger I/O	circuit of three-state output.				B mA		D		2.15		3.64	
buffer with pull-down ITSO3RD	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
CMOS- level Schmitt-	Refer to equivalent circuit of three-state output.	-	4		B mA	D2	E D		<u>2.35</u> 2.15	0.037	<u>3.84</u> 3.64	0.054
trigger I/O buffer with pull-up ICSO3RU	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26

						Delay		Delay					
Macro				1					t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)	
Function and Macro Name CMOS-	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	No.	In- put Name	Out- put Name	t <sub>ołh</sub>	K <sub>th</sub>	tohi	K <sub>hl</sub>	
CMOS- level Schmitt- trigger I/O	Refer to equivalent circuit of three-state output.		4		8 mA	D2	E D		<u>2.35</u> 2.15	0.037		0.054	
buffer with pull-down	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26	

• GND noise reduction buffers ( $I_{OL} = 8 \text{ mA}$ ) (cont)

Note: Propagation delay constant from anable terminals (E) as three-state output responds to  $t_{olh} \rightarrow t_{olz}$  or  $t_{ozh}$ , and  $t_{ohl} \rightarrow t_{ohz}$  or  $t_{ozl}$ .

# • Outputs and bidirectional buffers ( $I_{OL} = 12 \text{ mA}$ )

							Delay					
Macro	ction Fro Equi								t <sub>plh</sub> (	ns)	t <sub>phi</sub> (	(ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	Kih	t <sub>ohl</sub>	K <sub>hl</sub>
Totempole output	Vcc	-	5			D1			1.92	0.022	÷	0.032
OT4												
Three-state output		_	5			D1	E		2.12	0.022	1.76	0.032
OZ4			6		12 mA		D		1.92		1.56	
Open-drain output	Vcc-	-	5			D1			(t <sub>olz</sub> ) 1.92	(K <sub>tz</sub> ) —	(t <sub>ozl</sub> ) 1.56	(K <sub>zl</sub> ) 0.032
ODN4	⊳-⊑ GND-				12 mA							
TTL-level I/O buffer	Refer to equivalent circuit of three-state output.		5		12 mA	D2	<u>e</u> D		2.12 1.92		<u>1.76</u> 1.56	0.032
ITO4	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14

• Outputs and bidirectional buffers ( $I_{OL} = 12 \text{ mA}$ ) (cont)

							Delay					
Macro									t <sub>pih</sub> (I	ns)	t <sub>phi</sub> (r	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	In- put Name	Out- put Name	t <sub>oih</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	K <sub>hi</sub>
	Refer to equivalent circuit of three-state output.	—	5		12 mA	D2	E D		<u>2.12</u> 1.92	0.022	<u>1.76</u> 1.56	0.032
ICO4	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
TTL-level I/O buffer with	Refer to equivalent circuit of three-state output.	-	5		12 mA	D2	E D		<u>2.12</u> 1.92	_0.022	1.76 1.56	0.032
Schmitt- trigger ITSO4	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
CMOS- level I/O buffer with	Refer to equivalent circuit of three-state output.	-	5		12 mA	D2	E D		<u>2.12</u> 1.92	0.022	<u>1.76</u> 1.56	0.032
Schmitt- trigger ICSO4	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26
Three-state output buffer with pull-up OZ4U		<b>—</b>	5 6		12 mA	D2	E D		2.12 1.92	0.022	1.76 1.56	0.032
Three-state output buffer with pull-down OZ4D			5 6		12 mA	D2	E D		2.12 1.92	0.022	1.76 1.56	0.032
Open-drain output buffer with pull-up ODN4U			5			D2			(t <sub>oiz</sub> ) 1.92	(K <sub>lz</sub> )	(t <sub>ozl</sub> ) 1.56	(K <sub>zl</sub> ) 0.032
TTL-level I/O buffer with pull-up	Refer to equivalent circuit of three-state		5		12 mA	D2	E D		<u>2.12</u> 1.92	_0.022	<u>1.76</u> 1.56	0.032
ITO4U	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14

# • Outputs and bidirectional buffers ( $I_{OL} = 12 \text{ mA}$ ) (cont)

			1				Delay					
Macro		·	4						t <sub>plh</sub>	(ns)	tph	(ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	toih	K <sub>lh</sub>	t <sub>ohl</sub>	
TTL-level I/O buffer with pull-down	Refer to equivalent circuit of three-state output.		5		12 mA	D2	E D	+   	<u>2.12</u> 1.92	0.02	_	0.03
ITO4D	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14
CMOS- level I/O buffer with pull-up	Refer to equivalent circuit of three-state output.	-	5		12 mA	D2	E D		<u>2.12</u> 1.92	0.022	2 <u>1.76</u> 1.56	
ICO4U	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
CMOS- level I/O buffer with pull-down	Refer to equivalent circuit of three-state output.		5		12 mA	D2	E D		<u>2.12</u> 1.92	0.022	<u>1.76</u> 1.56	0.032
iCO4D	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
TTL-level Schmitt- rigger I/O puffer with	Refer to equivalent circuit of three-state output.		5		12 mA	D2	E D		<u>2.12</u> 1.92	0.022	<u>1.76</u> 1.56	0.032
TSO4U	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
TL-level Schmitt- rigger I/O puffer with	Refer to equivalent circuit of three-state output.	_	5		12 mA		E D		2.12 1.92		<u>1.76</u> 1.56	0.032
TSO4D	Refer to equivalent circuit of input buffers.		6			-			0.83	0.22	1.57	0.27
MOS- evel Schmitt- igger I/O	Refer to equivalent circuit of three-state output.	-	5		12 mA	D2 [	<u> </u>		2.12 1.92		1. <u>76</u> 1.56	0.032
uffer with ull-up CSO4U	Refer to equivalent circuit of input buffers.		6			-		c	). <b>9</b> 6 (	0.26 1	.34	0.26

• Outputs and bidirectional buffers  $(I_{OL} = 12 \text{ mA})$  (cont)

			Γ				Delay					
Macro	Inction								t <sub>pin</sub> (I	ns)	t <sub>phi</sub> (I	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- boi No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>lh</sub>	toni	K <sub>hl</sub>
CMOS- level Schmitt-	Refer to equivalent circuit of three-state output.	-	5		12 mA	D2	E D	-	<u>2.12</u> 1.92	0.022	<u>1.76</u> 1.56	0.032
trigger I/O buffer with pull-down ICSO4D	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26

Note: Propagation delay constant from anable terminals (E) as three-state output responds to  $t_{olh} \rightarrow t_{olz}$  or  $t_{ozh}$ , and  $t_{ohl} \rightarrow t_{ohz}$  or  $t_{ozl}$ .

							Delay					
Macro									t <sub>pih</sub> (	ns)	t <sub>phi</sub> (i	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>lh</sub>	t <sub>ohl</sub>	K <sub>hi</sub>
Totempole output		-	5			D1			1.05	0.016	0.60	0.023
OT4H					12 mA							
Three-state output	Vcc Eterter	-	5			D1	E		1.25	0.016	0.80	0.023
OZ4H			6		12 mA		D		1.05		0.60	
Open-drain output	Vcc	-	5			D1			(t <sub>olz</sub> ) 1.05	(K <sub>iz</sub> )	(t <sub>ozi</sub> ) 0.60	(K <sub>zl</sub> ) 0.023
ODN4H												
TTL-level	Refer to equivalent	_	5			D2	E D		1.25	0.016	0.80	0.023
I/O buffer	circuit of three-state output.				H 12 mA		D		1.05		0.60	
ITO4H	Refer to equivalent circuit of input buffers.	]	6		T				0.53	0.16	1.19	0.14

# • Outputs and bidirectional buffers ( $I_{OL} = 12 \text{ mA high speed buffer}$ ) (cont)

							Delay					
Macro						}			t <sub>pih</sub>	(ns)	toh	(ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	In- put Name	Out- put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	
CMOS- level I/O buffer	Refer to equivalent circuit of three-state output.		5		12 mA	D2	E D		<u>1.25</u> 1.05	0.01		0.023
ICO4H	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
TTL-level I/O buffer with Schmitt-	Refer to equivalent circuit of three-state output.	_	5		12 mA	D2	Е D		<u>1.25</u> 1.05	0.016	6 <u>0.80</u> 0.60	
trigger	Refer to equivalent circuit of input buffers.		6	-					0.83	0.22	1.57	0.27
CMOS- level I/O buffer with Schmitt-	Refer to equivalent circuit of three-state output.	_	5		12 mA	D2	E D		<u>1.25</u> 1.05	0.016	<u>0.80</u> 0.60	0.023
trigger	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26
Three-state output buffer with pull-up OZ4HU		-	5 6			D2	E D		1.25 1.05	0.016	0.80 0.60	0.023
Three-state output buffer with pull-down OZ4HD		—	5 6			D2	E D		1.25 1.05	0.016	0.80 0.60	0.023
Open-drain output ouffer with oull-up ODN4HU		-	5		0H 12 mA	D2			(t <sub>olz</sub> ) 1.05	(K <sub>iz</sub> )	(t <sub>ozi</sub> ) 0.60	(K <sub>zl</sub> ) 0.023
ITL-level /O buffer with pull-up	Refer to equivalent circuit of three-state output.	-	5		12 mA	D2	E D		1.25 1.05	0.016	0.80 0.60	0.023
TO4HU	Refer to equivalent circuit of input buffers.		6					-	0.53	0.16	1.19	0.14

.

• Outputs and bidirectional buffers ( $I_{OL}$  = 12 mA high speed buffer) (cont)

							Delay					
Macro									t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>lh</sub>	t <sub>ohi</sub>	K <sub>hl</sub>
TTL-level I/O buffer with	Refer to equivalent circuit of three-state output.	-	5		12 mA	D2	E D		<u>1.25</u> 1.05	_0.016	<u>0.80</u> 0.60	0.023
pull-down ITO4HD	Refer to equivalent circuit of input buffers.		6					-	0.53	0.16	1.19	0.14
CMOS-	Refer to equivalent	_	5			D2	E	1	1.25	0.016	0.80	0.023
level I/O buffer with pull-up	circuit of three-state output.				H 12 mA		D		1.05		0.60	
ICO4HU	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
CMOS- level I/O buffer with	Refer to equivalent circuit of three-state output.	-	5		12 mA	D2	E D		1.25 1.05	0.016	0.80 0.60	0.023
pull-down ICO4HD	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
TTL-level	Refer to equivalent	<b> </b>	5			D2		<u>†</u>	1.25	0.016	0.80	0.023
Schmitt- trigger I/O buffer with	circuit of three-state output.				H N N				1.05		0.60	1
pull-up	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
TTL-level Schmitt- trigger I/O	Refer to equivalent circuit of three-state output.	-	5		H 12 mA	D2			1.25 1.05	0.016	<u>0.80</u> 0.60	0.023
buffer with pull-down ITSO4HD	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
CMOS- level Schmitt-	Refer to equivalent circuit of three-state output.	-	5			D2			<u>1.25</u> 1.05	0.016	<u>0.80</u> 0.60	0.023
trigger I/O buffer with pull-up ICSO4HU	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26

• Outputs and bidirectional buffers ( $I_{OL} = 12 \text{ mA high speed buffer}$ ) (cont)

	acro				Delay							
Macro	nction								t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- In- bol pu	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>lh</sub>	t <sub>ohl</sub>	K <sub>hl</sub>
CMOS- level Schmitt- trigger I/O	Refer to equivalent circuit of three-state output.	-	5		12 mA	D2			<u>1.25</u> 1.05	0.016		0.023
buffer with pull-down	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26

Note: Propagation delay constant from anable terminals (E) as three-state output responds to  $t_{oth} \rightarrow t_{otz}$  or  $t_{ozh}$ , and  $t_{ohl} \rightarrow t_{ohz}$  or  $t_{ozh}$ .

### • GND noise reduction buffers ( $I_{OL} = 12 \text{ mA}$ )

							Delay					_
Macro									t <sub>pin</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>th</sub>	t <sub>ohl</sub>	K <sub>hi</sub>
Totempole output OT4R		_	2			D1			3.22	0.029		0.043
	GND	l	L									
Three-state output	Vcc E⊷r⊷ <sub>D</sub>	-	4			D1	E		2.36	0.031	4.03	0.046
OZ4R			6		12 mA		D		2.16		3.83	
Open-drain output ODN4R			2			D1			(t <sub>olz</sub> ) 3.22	(K <sub>lz</sub> ) 	(t <sub>ozl</sub> ) 6.56	(K <sub>zl</sub> ) 0.043
TTL-level I/O buffer	Refer to equivalent circuit of three-state output.	-	4		12 mA	D2	E D		<u>2.36</u> 2.16	0.031	4.03 3.83	0.046
ITO4R	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14

• GND noise reduction buffers ( $I_{OL}$  = 12 mA) (cont)

							Delay					
Macro									t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	Kih	t <sub>ohi</sub>	K <sub>hi</sub>
CMOS- level I/O buffer	Refer to equivalent circuit of three-state output.		4		12 mA	D2	E D		<u>2.36</u> 2.16	0.031	<u>4.03</u> 3.83	0.046
ICO4R	Refer to equivalent circuit of input buffers.		6			-			0.65	0.17	0.82	0.14
TTL-level I/O buffer with	Refer to equivalent circuit of three-state output.	_	4		R 12 mA	D2	E D	-	<u>2.36</u> 2.16	0.031	4.03 3.83	0.046
Schmitt- trigger ITSO4R	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
CMOS- level I/O buffer with	Refer to equivalent circuit of three-state output.	-	4		12 mA	D2	E D		<u>2.36</u> 2.16	0.031	<u>4.03</u> 3.83	0.046
Schmitt- trigger ICSO4R	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26
Three-state output buffer with pull-up OZ4RU		_	4 6		R 12 mA	D2	E D		2.36 2.16	0.031	4.03 3.83	0.046
Three-state output buffer with pull-down OZ4RD			4 6			D2	E D		2.36 2.16	0.031	4.03 3.83	0.046
Open-drain output buffer with pull-up ODN4RU		-	2			D2			(t <sub>oiz</sub> ) 3.22	(K <sub>lz</sub> ) 	(t <sub>ozl</sub> ) 6.56	(K <sub>zl</sub> ) 0.043
TTL-level I/O buffer with pull-up	Refer to equivalent circuit of three-state output.	-	4		R 12 mA	D2	E D		<u>2.36</u> 2.16	0.031	4.03 3.83	0.046
ITO4RU	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14

### • GND noise reduction buffers $(I_{OL} = 12 \text{ mA})$ (cont)

							Delay					
Macro								Γ	t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	Kih	t <sub>ohl</sub>	K <sub>hl</sub>
TTL-level I/O buffer with pull-down	Refer to equivalent circuit of three-state output.	-	4		12 mA	D2	E D		<u>2.36</u> 2.16	0.031	<u> </u>	0.046
ITO4RD	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14
CMOS- level I/O buffer with	Refer to equivalent circuit of three-state output.	-	4			D2	E D	1	<u>2.36</u> 2.16	0.031	<u>4.03</u> 3.83	0.046
pull-up ICO4RU	Refer to equivalent circuit of input buffers.	Y	6					-	0.65	0.17	0.82	0.14
CMOS- level I/O buffer with pull-down	Refer to equivalent circuit of three-state output.		4		12 mA	D2	E D		<u>2.36</u> 2.16	0.031	4.03 3.83	0.046
ICO4RD	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
TTL-level Schmitt- trigger I/O buffer with	Refer to equivalent circuit of three-state output.		4		12 mA	D2	E D		<u>2.36</u> 2.16	0.031	4.03 3.83	0.046
pull-up	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
TTL-level Schmitt- trigger I/O	Refer to equivalent circuit of three-state output.		4		12 mA	D2	<u>е</u> D		<u>2.36</u> 2.16	0.031	<u>4.03</u> 3.83	0.046
buffer with pull-down ITSO4RD	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
CMOS- level Schmitt-	Refer to equivalent circuit of three-state output.	_	4		12 mA	D2	E D		<u>2.36</u> 2.16	0.031	<u>4.03</u> 3.83	0.046
trigger I/O buffer with pull-up ICSO4RU	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26

• GND noise reduction buffers $(I_{OL} = 12 \text{ mA})$ (cont)
---

							Delay					
Macro		_							t <sub>pin</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	tolh	K <sub>th</sub>	t <sub>ohl</sub>	K <sub>hl</sub>
CMOS- level Schmitt- trigger I/O	Refer to equivalent circuit of three-state output.		4		12 mA	D2	E D	-	2.36 2.16	+	4.03 3.83	0.046
buffer with pull-down	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26

Note: Propagation delay constant from anable terminals (E) as three-state output responds to  $t_{olh} \rightarrow t_{olz}$  or  $t_{ozh}$ , and  $t_{ohl} \rightarrow t_{ohz}$  or  $t_{ozl}$ .

							Delay					-
Macro									t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	K <sub>hi</sub>
Totempole output OT5		-	5			D1			1.05	0.016	0.60	0.023
Three-state output OZ5			5 6		24 mA	D1	E D		1.25 1.05	0.016	0.80 0.60	0.023
Open-drain output ODN5		-	5			D1			(t <sub>olz</sub> ) 1.05	(K <sub>lz</sub> ) —	(t <sub>ozi</sub> ) 0.60	(K <sub>zl</sub> ) 0.023
TTL-level I/O buffer	Refer to equivalent circuit of three-state output.	_	5		24 mA	D2	E D		<u>1.25</u> 1.05	0.016	0.80 0.60	0.023
ITO5	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14

٠	Outputs and	bidirectional	buffers	(I <sub>OL</sub>	= 24 mA)
---	-------------	---------------	---------	------------------	----------

### + Outputs and bidirectional buffers ( $I_{OL}$ = 24 mA) (cont)

							Delay					
Macro									t <sub>pih</sub> (	ns)	t <sub>phl</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	In- put Name	Out- put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	K <sub>hi</sub>
CMOS- level I/O buffer	Refer to equivalent circuit of three-state output.	-	5		24 mA	D2	E D		1.25 1.05	0.016	0.80 0.60	0.023
ICO5	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
TTL-level I/O buffer with	Refer to equivalent circuit of three-state output.	_	5		24 mA	D2	E D		1.25 1.05	0.016	0.80 0.60	0.023
Schmitt- trigger ITSO5	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
CMOS- level I/O buffer with	Refer to equivalent circuit of three-state output.	-	5		24 mA	D2	E D		<u>1.25</u> 1.05	0.016	0.80 0.60	0.023
Schmitt- trigger ICSO5	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26
Three-state output buffer with pull-up OZ5U		-	5 6		24 mA	D2	E D	-	1.25 1.05	0.016	0.80 0.60	0.023
Three-state output buffer with pull-down OZ5D			5 6		24 mA	D2	E D	-	1.25 1.05	0.016	0.80 0.60	0.023
Open-drain output buffer with pull-up ODN5U		_	5		24 mA	D2			(t <sub>olz</sub> ) 1.05	(K <sub>lz</sub> )	(t <sub>ozi</sub> ) 0.60	(K <sub>zl</sub> ) 0.023
TTL-level I/O buffer with pull-up	Refer to equivalent circuit of three-state	-	5		24 mA	D2	E D		<u>1.25</u> 1.05	0.016	<u>0.80</u> 0.60	0.023
ITO5U	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14

• Outputs and bidirectional buffers ( $I_{OL} = 24 \text{ mA}$ ) (cont)

							Delay					
Macro									t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	In- put Name	Out- put Name	t <sub>oih</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	Khi
TTL-level I/O buffer with	Refer to equivalent circuit of three-state output.		5		24 mA	D2	E D		<u>1.25</u> 1.05	0.016	<u>0.80</u> 0.60	0.023
pull-down ITO5D	Refer to equivalent circuit of input buffers.		6						0.53	0.16	1.19	0.14
CMOS- level I/O buffer with	Refer to equivalent circuit of three-state output.		5		24 mA	D2	E D	-	<u>1.25</u> 1.05	0.016	<u>0.80</u> 0.60	0.023
pull-up ICO5U	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
CMOS- level I/O buffer with	Refer to equivalent circuit of three-state output.	-	5		24 mA	D2	E D		1.25 1.05	0.016	0.80 0.60	0.023
pull-down ICO5D	Refer to equivalent circuit of input buffers.		6						0.65	0.17	0.82	0.14
TTL-level Schmitt- trigger I/O	Refer to equivalent circuit of three-state output.	-	5		24 mA	D2			1.25 1.05	0.016	0.80 0.60	0.023
buffer with pull-up ITSO5U	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
TTL-level Schmitt- trigger I/O	Refer to equivalent circuit of three-state output.	-	5		24 mA	D2			<u>1.25</u> 1.05	0.016	0.80 0.60	0.023
buffer with puli-down ITSO5D	Refer to equivalent circuit of input buffers.		6						0.83	0.22	1.57	0.27
CMOS- level Schmitt-	Refer to equivalent circuit of three-state output.	-	5		24 mA	D2			<u>1.25</u> 1.05	0.016	<u>0.80</u> 0.60	0.023
trigger I/O buffer with pull-up ICSO5U	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26

• Outputs and bidirectional buffers ( $I_{OL} = 24 \text{ mA}$ ) (cont)

							Delay					
Macro					1				t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	toih	K <sub>lh</sub>	tohi	K <sub>hi</sub>
CMOS- level Schmitt- trigger I/O	Refer to equivalent circuit of three-state output.	-	5		24 mA	D2				0.016		0.023
buffer with pull-down	Refer to equivalent circuit of input buffers.		6						0.96	0.26	1.34	0.26

Note: Propagation delay constant from anable terminals (E) as three-state output responds to  $t_{olh} \rightarrow t_{olz}$  or  $t_{ozh}$ , and  $t_{ohl} \rightarrow t_{ohz}$  or  $t_{ozl}$ .

# • GND noise reduction buffers ( $I_{OL} = 24 \text{ mA}$ )

							Delay					
Macro	T	<del>,</del>							t <sub>plh</sub> (	ns)	t <sub>phi</sub> (	(ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	toth	Kth	tohi	Khi
Totempole output	Vcc	-	2			D1	1	†	3.06	0.016		0.037
OT5R					24 mA							
Three-state output		_	3			D1	E		2.38	0.017	4.00	0.030
OZ5R			5		24 mA		D		2.18		3.80	
Open-drain output ODN5R			2		OR 24 mA	D1			(t <sub>olz</sub> ) 3.06	(K <sub>iz</sub> ) —	(t <sub>ozl</sub> ) 6.30	(K <sub>zl</sub> ) 0.037
I/O buffer	Refer to equivalent circuit of three-state output.		3		24 mA	D2	<u>e</u> D		<u>2.38</u> 2.18	0.017	4.00 3.80	0.030
	Refer to equivalent circuit of input buffers.		5						0.53	0.16	1.19	0.14

### • GND noise reduction buffers ( $I_{OL} = 24 \text{ mA}$ ) (cont)

							Delay					
Macro									t <sub>pih</sub> (	ns)	t <sub>phi</sub> (	ns)
Function - and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Levei when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	toth	Kih	t <sub>ohl</sub>	Khi
CMOS- level I/O buffer	Refer to equivalent circuit of three-state output.	—	3		R 24 mA	D2	E D		<u>2.38</u> 2.18	0.017	4.00 3.80	0.030
ICO5R	Refer to equivalent circuit of input buffers.		5						0.65	0.17	0.82	0.14
TTL-level VO buffer with	Refer to equivalent circuit of three-state output.	_	3		R 24 mA	D2	E D		<u>2.38</u> 2.18	0.017	4.00 3.80	0.030
Schmitt- trigger ITSO5R	Refer to equivalent circuit of input buffers.		5						0.83	0.22	1.57	0.27
CMOS- level I/O buffer with	Refer to equivalent circuit of three-state output.	-	3		24 mA	D2	E D		2.38 2.18	0.017	4.00 3.80	0.030
Schmitt- trigger ICSO5R	Refer to equivalent circuit of input buffers.		5						0.96	0.26	1.34	0.26
Three-state output buffer with pull-up OZ5RU		-	3 5		R 24 mA	D2	E D	-	2.38 2.18	0.017	4.00 3.80	0.030
Three-state output buffer with pull-down OZ5RD			3 5		24 mA	D2	E D	-	2.38 2.18	0.017	4.00 3.80	0.030
Open-drain output buffer with pull-up ODN5RU			2		24 mA	D2			(t <sub>olz</sub> ) 3.06	(K <sub>lz</sub> )	(t <sub>ozl</sub> ) 6.30	(K <sub>zi</sub> ) 0.037
TTL-level I/O buffer with pull-up	Refer to equivalent circuit of three-state	-	3		R 24 mA	D2	E D		<u>2.38</u> 2.18	0.017	4.00 3.80	0.030
ITO5RU	Refer to equivalent circuit of input buffers.		5						0.53	0.16	1.19	0.14

							Delay					
Macro	· · · · · · · · · · · · · · · · · · ·								t <sub>pih</sub>	(ns)	tphi	(ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	Kih	t <sub>ohl</sub>	K <sub>hl</sub>
TTL-level I/O buffer with pull-down	Refer to equivalent circuit of three-state output.	-	3		R 24 mA	D2	E D		2.38 2.18			0.03
ITO5RD	Refer to equivalent circuit of input buffers.		5		T m				0.53	0.16	1.19	0.14
CMOS- level I/O buffer with pull-up	Refer to equivalent circuit of three-state output.	-	3		24 mA	D2	E D		<u>2.38</u> 2.18	0.017	4.00 3.80	0.030
ICO5RU	Refer to equivalent circuit of input buffers.		5						0.65	0.17	0.82	0.14
CMOS- level I/O buffer with pull-down	Refer to equivalent circuit of three-state output.	-	3		R 24 mA	D2	E D		<u>2.38</u> 2.18	0.017	<u>4.00</u> 3.80	0.030
ICO5RD	Refer to equivalent circuit of input buffers.		5					i	0.65	0.17	0.82	0.14
TTL-level Schmitt- trigger I/O buffer with	Refer to equivalent circuit of three-state output.		3		24 mA	D2	E D		2.38 2.18	0.017	4.00 3.80	0.030
Dull-up	Refer to equivalent circuit of input buffers.		5						0.83	0.22	1.57	0.27
TTL-level Schmitt- rigger I/O puffer with	Refer to equivalent circuit of three-state output.	-	3		R 24 mA	D2	E D		<u>2.38</u> 2.18		<u>4.00</u> 3.80	0.030
TSO5RD	Refer to equivalent circuit of input buffers.		5						0.83	0.22	1.57	0.27
CMOS- evel Schmitt- rigger I/O	Refer to equivalent circuit of three-state output.		3		24 mA	D2	E D	-	2 <u>.38</u> 2.18		4.00 3.80	0.030
buffer with bull-up CSO5RU	Refer to equivalent circuit of input buffers.		5			-		G	).96	0.26 ·	.34	0.26

# • GND noise reduction buffers ( $I_{OL} = 24 \text{ mA}$ ) (cont)

• GND noise reduction buffers ( $I_{OL} = 24 \text{ mA}$ ) (cont)

							Delay					
Macro									t <sub>pih</sub> (I	ns)	t <sub>phi</sub> (i	ns)
Function and Macro Name	Equiv. Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	Sym- bol No.	in- put Name	Out- put Name	t <sub>olh</sub>	K <sub>łh</sub>	t <sub>ohl</sub>	K <sub>hl</sub>
CMOS-	Refer to equivalent		3			D2	E		2.38	0.017		0.030
level Schmitt-	circuit of three-state output.				24 mA		D		2.18		3.80	
trigger I/O buffer with pull-down ICSO5RD	Refer to equivalent circuit of input buffers.		5						0.96	0.26	1.34	0.26

Note: Propagation delay constant from anable terminals (E) as three-state output responds to  $t_{olh} \rightarrow t_{olz}$  or  $t_{ozh}$ , and  $t_{ohl} \rightarrow t_{ohz}$  or  $t_{ozl}$ .

#### **Power Gates**

						Dela	у		
Macro						t <sub>plh</sub> (	(ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equivalent Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	t <sub>olh</sub>	Kih	t <sub>ohl</sub>	К <sub>Ы</sub>
Power inverter		1	2	@		0.18		0.30	0.30
NAP1					P >>				
Power inverter		2	3	@		0.19	0.24	0.31	0.24
NA3P									
Power inverter		2	4	@	-4P>O-	0.20	0.18	0.32	0.18
NA4P					44				
2-input power NAND		2	2	@	P P	0.16	0.30	0.20	0.42
NAP2									
3-input power NAND		3	2	@	= P D-	0.18	0.30	0.22	0.58
NAP3									
4-input power NAND		4	2	@	∃ P )~	0.20	0.30	0.25	0.70
NAP4									
6-input power NAND		5	1	@	₽ ₽ ₽	0.48	0.30	0.85	0.30
NAP6									

#### Power Gates (cont)

				Í		Delay			
Macro						t <sub>plh</sub>	(ns)	t <sub>phl</sub>	(ns)
Function and Macro Name	Equivalent Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	t <sub>olh</sub>	K <sub>lh</sub>	t <sub>ohl</sub>	Khi
8-input power NAND		7	1	@	<u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u>		2 0.30		_
NAP8									
9-input power NAND		7	1	@		0.52	0.30	0.95	0.30
NAP9									
12-input power NAND		9	1	@		0.52	0.30	1.28	0.30
NAP-12									
16-input power NAND		13	1	@		0.52	0.30	0.88	0.42
NAP16					P				
2-input NOR NRP2	Do	2	2	#	Po-	0.28	0.50	0.24	0.30
3-input NOR NRP3	Ð	3	2	#	=Po-	0.30	0.74	0.26	0.30
4-input NOR NRP4	<b>⇒</b> ∑∽-	4	2	#	= Po-	0.32	0.98	0.28	0.30
6-input NOR NRP6	1 A	5	1	#	P	0.74	0.30	0.55	0.30
8-input NOR NRP8	m	7	1	#	m	0.90	0.30	0.55	0.30
9-input NOR NRP9	minin	7	1	#	TITIC	0.90	0.30	0.55	0.30
12-input NOR NRP12	mmmmm	9	1	#	r MINTINI	1.02	0.30	0.58	0.30

#### Power Gates (cont)

			Τ			Delay			
Macro						t <sub>plh</sub>	(ns)	t <sub>phl</sub> (ns)	
Function and Macro Name	Equivalent Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	t <sub>olh</sub>	κ <sub>ih</sub>	t <sub>ohl</sub>	κ <sub>ħl</sub>
16-input NOR NRP16	mmmmm	13	1	#	IMMIMIM	1.00	0.50	0.62	0.30
Power buffer ANP		2	1	@		0.20	0.30	0.38	0.30
Power buffer AN3P		3	2	@	3P	0.20	0.24	0.34	0.24
Power buffer AN4P		3	2	@	-4P	0.22	0.18	0.36	0.18
2-input power AND ANP2	=D-	2	1	@	P	0.46	0.30	0.38	0.30
3-input power AND ANP3	ED-	3	1	@	ΞP-	0.50	0.30	0.40	0.30
4-input power AND ANP4	D-	3	1	@	<b>∃</b> ₽)	0.58	0.30	0.42	0.30
2-input power OR ORP2		2	1	#	_P-	0.52	0.30	0.46	0.30
3-input power OR ORP3	Ð	3	1	#	₽ –	0.57	0.30	0.52	0.30
4-input power OR ORP4	Ð	3	1	#	Ţ.	0.64	0.30	0.62	0.30
2-input power EOR EORP		4	2	#	- P-	0.37	0.50	0.50	0.42
2-input power ENOR ENRP	$\rightarrow$	4	2	#	₽ O	0.37	0.50	0.48	0.42

#### **Three-State Power Gates**

	Macro				Delay						
Function			]	Clamp			t <sub>pih</sub> (ns)		t <sub>phi</sub>	(ns)	
and Macro Name	Equivalent Circuit and Symbol	Equiv. Gate Count	LV	Level when Open	<b>in -</b> put Name	Out - put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	Khi	
3-state	E	2	0.5	-	D		0.58	0.40	0.44		
power i⊓verter			0.5 2	- @	E/Ē		0.28	1	0.40		
(internal)	E V V N		1	۳							
NAZP											
3-state	Ε ——	4	2	#	D		0.50	0.30	0.40	0.30	
power buffer (internal)			2	@	E		0.60		0.50		
ANZP	P										

#### Gates

Macro						Deiay				
						t <sub>pih</sub> (ns)		t <sub>phl</sub> (ns)		
Function and Macro Name	Equivalent Circuit	Equiv. Gate Count		Clamp Level when Open	Symbol	t <sub>olh</sub>	K <sub>lh</sub>	t <sub>ohl</sub>	κ <sub>hi</sub>	
Inverter		1	1	@			1	0.28	0.50	
NA1										
2-input NAND		1	1	@		0.18	0.50	0.30	0.76	
NA2										
3-input NAND		2	1	@		0.22	0.50	0.32	1.08	
NA3							0.00	0.02	1.00	
4-input NAND		2	1	@		0.24	0.50	0.34	1.36	
NA4										
6-input NAND		5	1	@		0.38	0.50	0.75	0.50	
NA6								••	0.00	

#### Gates (cont)

• <u> </u>	· · · · · · · · · · · · · · · · · · ·	<u> </u>				Delay				
Macro						t <sub>plh</sub> (ns)		t <sub>phl</sub> (ns)		
Function and Macro Name	Equivalent Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	K <sub>hl</sub>	
8-input NAND NA8		6	1	@		0.42	0.50	0.85	0.50	
9-input NAND NA9		7	1	@		0.42	0.50	0.85	0.50	
12-input NAND NA12		8	1	@		0.42	0.50	1.18	0.50	
16-input NAND NA16		11	1	@		0.42	0.50	0.78	0,76	
2-input NOR NR2		1	1	#	-Do-	0.20	0.92	0.38	0.50	
3-input NOR NR3	⇒⊃∽-	2	1	#		0.22	1.34	0.43	0.50	
4-input NOR NR4		2	1	#		0.24	1.80	0.50	0.50	
6-input NOR NR6	THE A	5	1	#	T	0.64	0.50	0.45	0.50	
8-input NOR NR8	m	6	1	#	m	0.80	0.50	0.45	0.50	
9-input NOR NR9	TIMIT	7	1	#	INTERNE	0.80	0.50	0.45	0.50	

#### Gates (cont)

,						Dela	ay		
Macro			_			t <sub>plh</sub> (ns)		t <sub>phi</sub>	(ns)
Function and Macro Name	Equivalent Circuit	Equiv. Gate Count	LV	Clamp Level when Open	Symbol	toth	KIh	t <sub>ohl</sub>	K <sub>hi</sub>
12-input NOR NR12	MUMMM	8	1	#	MUMMIN		0.50		
16-input NOR NR16	IMMIMIM	11	1	#	IMIMIMI	0.90	0.92	0.52	0.50
Buffer AN1		1	1	@		0.34	0.50	0.26	0.50
2-input AND AN2		2	1	@	=D-	0.36	0.50	0.28	0.50
3-input AND AN3	ED-	2	1	@	Ð	0.40	0.50	0.30	0.50
4-input AND AN4		3	1	@		0.48	0.50	0.32	0.50
2-input OR OR2		2	1	#		0.42	0.50	0.36	0.50
3-input OR OR3	$\Rightarrow$	2	1	#		0.47	0.50	0.42	0.50
4-input OR OR4		3	1	#		0.54	0.50	0.52	0.50
2-input EOR EOR		3	2	#		0.27	0.92	0.40	0.76
2-input ENOR ENR	$\rightarrow$	3	2	#	$\rightarrow$	0.27	0.92	0.38	0.76

#### **Three-State Gates**

Macro					Delay						
Function			Equiv. Gate Count LV	Clamp Level when Open	in - put Name	Out - put Name	t <sub>pih</sub> (ns)		t <sub>phi</sub> (	(ns)	
and Macro Name	Equivalent Circuit and Symbol	Gate					t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohi</sub>	κ <sub>hi</sub>	
3-state	Ε	1	0.5	@	D		0.48	0.65	0.34	0.62	
inverter (internal)			0.5 1		E/E		0.18		0.30		
NAZ											
3-state	E	3	2	#	D		0.40	0.50	0.30	0.50	
buffer (internal) ANZ			2	@	E		0.50		0.40		
(internal)			<i>c</i>	¥	E		0.50			0.40	

#### AND-NOR, OR-NAND Power Gates

<u> </u>	98.: <u>27.</u>		Γ					Dela	y		
	Macro							t <sub>pih</sub>	(ns)	t <sub>phi</sub>	(ns)
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>olh</sub>	K <sub>lh</sub>	t <sub>ohl</sub>	K <sub>hi</sub>
2-OR NAND	5	3	2	#	A1	OR		0.33		0.48	0.42
NAR23P				# @		NAND		0.33		0.48	
3-OR		4	2	#	A2	OR		0.40	0 74	0.48	0.42
NAND NAR34P		•		* # @	~~	NAND		0.40	0.74	0.48	0.42
2-OR 3-NAND NAR24P		4	2	# # @@	A2	OR NAND		0.40	0.50	0.48	0.58
2-wide, 2-input OR- NAND NA2R2P		4	2	# # #	A1			0.40	0.50	0.53	0.42

.

### AND-NOR, OR-NAND Power Gates (cont)

	Macro							Dela	у		
	Macro							t <sub>pih</sub>	(ns)	t <sub>phl</sub> (	( <b>ns</b> )
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>olh</sub>	ĸ'n	t <sub>ohi</sub>	K <sub>hi</sub>
3-wide, 2-input OR- NAND NA3R2P		6	2	# # # #	A3			0.42	0.50	0.60	0.58
2-wide, 3-input OR- NAND NA2R3NP		7	2	# # # #	A2		+Y -Y			<u>0.97</u> 0.57	
2-wide, 4-input OR- NAND NA2R4NP		9	2	# # # # # # # # # #	A4		+Y -Y		<u>0.30</u> 0.98	1.00 0.57	0.30

								Dela	y		
	Macro							t <sub>plh</sub>	(ns)	t <sub>phi</sub>	(ns)
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	t <sub>olh</sub>	Km	t <sub>ohl</sub>	K <sub>hi</sub>
3-wide,		10	2	#			+Y	0.79	0.30	1.00	0.30
3-input OR- NAND NA3R3NP				# # # # # # #			-Y	0.80	0.74	0.64	0.58
3-wide,	7	13	2	#			+Y	0.79	0.30	1.28	0.30
4-input OR- NAND NA3R4NP				* * * * * * * * * *			-Y			0.64	0.58

### AND-NOR, OR-NAND Power Gates (cont)

	Macro							Dela	y		
	Macro							t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	(ns)
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>oih</sub>	Kın	t <sub>ohi</sub>	K <sub>hl</sub>
4-wide,	5	10	2	0	A4		+Y			0.77	
2-input OR- NAND NA4R2NP				99999			-Y	0.57	0.50	0.60	0.70
4-wide,	Ъ.	13	2	#			+Y	0.95	0.30	1.28	0.30
3-input OR- NAND NA4R3NP				* * * * * * * * * *			4	1.08	0.74	0.80	0.70

				<u> </u>		[		Dela	y		
Function		Equiv.	1	Clamp Level	Sym -	in-	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	(ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count	LV 2	when Open	bol No.	put Name	put	t <sub>olh</sub>	Kih	t <sub>ohi</sub>	Кы
4-wide, 4-input OR- NAND NA4R4NP	MILLIN	17		# # # # # # # # # # # # # # # # # # #	A5		+ <u>Y</u> -Y	1.02	0.30	0.87	0.30
6-wide, 2-input OR- NAND NA6R2NP		9		00000000000000000000000000000000000000				0.70			0.30

#### AND-NOR, OR-NAND Power Gates (cont)

								Dela	у		
Function		Franks		Clamp	<b></b>			t <sub>pih</sub>	(ns)	t <sub>phi</sub>	(ns)
and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>olh</sub>	ĸ'n	t <sub>ohl</sub>	Khi
8-wide,	- -	12	1	@	A5		+Y			0.67	0.30
2-input OR- NAND NA8R2NP				ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ			-Y	0.82		0.93	0.30
2-AND- OR-		4	2	0	A1			0.33	0.50	0.53	0.58
NAND				@ #		OR NAND		0.33 0.33		0.53 0.40	
NARA24P				@				0.00		0.40	
	P										
2-AND-		3	2	@	A1	AND		0.37	0.50	0.50	0.42
NOR NRA23P				@ #		NOR		0.36		0.50	
INTIA23P											

	Macro							Dela	ıy		
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	F	(ns) K <sub>lh</sub>		(ns) K <sub>hi</sub>
3-AND- NOR NRA34P		4	2	@ @ #	A2	AND NOR		<u>0.37</u> 0.36	0.50	0.50 0.50	0.58
2-AND- 3-NOR NRA24P		4	2	00#	A2	AND NOR		<u>0.38</u> 0.38		0.50 0.50	0.42
2-wide 2-input AND- NOR NR2A2P		4	2	000	A1			0.40	0.50	0.53	0.42
3-wide 2-input AND- NOR NR3A2P		6	2	@ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @	A3			0.46	0.74	0.60	0.42

### AND-NOR, OR-NAND Power Gates (cont)

	nd E							Dela	y		
Function and Macro Name	Equiv. Circult and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	t <sub>pih</sub> t <sub>oih</sub>	(ns) K <sub>ih</sub>	t <sub>phl</sub> ( t <sub>ohl</sub>	ns) K <sub>hl</sub>
2-wide 3-input AND- NOR NR2A3NP		7	2	0 0 0 0 0 0	A2		+Y -Y			0.60 0.90	0.30
2-wide 4-input AND- NOR NR2A4NP		9	2	<b>ଡ</b> ଡଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ ଡ	A4		+Y -Y			0.60	0.30
3-wide 3-input AND- NOR NR3A3NP		10	2	© © © © © © © © © © © © © © © © © © ©			+Y -Y			0.80	0.30

	Macro		Γ					Dela	y		
Function and		Equiv.	1	Clamp Level	Sym -	In -	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub>	(NS)
Macro Name	Equiv. Circuit and Symbol	Gate Countwhe Cope132@ @	when	bol No.	put Name	put	t <sub>olh</sub>	Kih	t <sub>ohi</sub>	Khi	
3-wide		13	2				+Y			1.00	
4-input AND- NOR NR3A4NP				<b>ଭ ଭ ଭ ଭ ଭ ଭ ଭ ଭ ଭ ଭ ଭ ଭ ଭ</b> ଭ <b>ଭ</b> ଭ ଭ ଭ ଭ			-Y	0.80	0.74	1.00	0.70
4-wide		9	2	#	A4		+Y	0.82	0.30	0.77	0.30
2-input AND- NOR NR4A2NP				# # # # #			-Y	0.57	0.98	0.67	0.42

### AND-NOR, OR-NAND Power Gates (cont)

								Dela	y		
Function and		Equiv.	1	<b>Clamp</b> Level	Sym -	In-	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	when	bol No.	put Name	put Name	t <sub>olh</sub>	К <sub>іћ</sub>	t <sub>ohl</sub>	Khi
4-wide 3-input AND- NOR NR4A3NP		13	2	ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ			+Y -Y			0.80	0.30
4-wide 4-input AND- NOR NR4A4NP		17	2	ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ ତ	A5		+Y -Y			1.02	0.30

	Macro							Dela	y	·	
Function and		Equiv.		Clamp Level	Sym -	in -	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	(ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	when	bol No.	put Name	put Name	t <sub>olh</sub>	Kıh	t <sub>ohl</sub>	Khi
6-wide		9	1	#			+Y	0.80	0.30	0.75	0.30
2-input AND- NOR NR6A2NP				# # # # # # # # #			-Y	0.90	0.30	1.00	0.30

#### AND-NOR, OR-NAND Power Gates (cont)

•								Dela	y		
Function		Emake	1	Clamp Level	<b></b>	in -	Out -	t <sub>plh</sub>	( <b>ns</b> )	t <sub>phi</sub> (	ns)
and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		when Open	Sym - bol No.	n - put Name	put Name	t <sub>olh</sub>	Kih	t <sub>ohl</sub>	Khi
8-wide			1	#	A5		+Y			1.08	0.30
2-input AND- NOR NR8A2NP				# # # # # # # # # # # # # # # # # # # #			-Y	0.88	0.30	0.75	0.30

·	Macro				Ì			Dela	y		
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		Clamp Level when Open	Sym- bol No.	in - put Name	Out - put Name		(ns) K <sub>ih</sub>	t <sub>phi</sub> (	(ns) K <sub>hl</sub>
2-OR- AND- NOR NRAR24P		4	2	# # #	A1	OR AND NOR		0.56 0.50 0.40	0.74	0.54 0.48 0.42	0.42
2-to-1 multi- plexer M2T1NP	$\begin{array}{c} Y_0 \\ Y_1 \\ S \\ \\ Y_1 \\ S \\ \\ \\ Y_1 \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	6	222	# # #	B2	Y0 Y1 S Y0 Y1 S	+Y -Y	0.83 0.83 0.98 0.40 0.40 0.73	0.50	0.55 0.55 0.88 0.63 0.63 0.78	0.30
4-to-1 multi- plexer M4T1NP	$\begin{array}{c} Y_{0} \\ Y_{1} \\ Y_{2} \\ Y_{3} \\ Y_{4} \\ Y_{5} \\ Y_{7} \\$	15	112222	# # # # #	B4	Y1 Y2 Y3 A B	-Y	1.20 1.20 1.20 1.40 1.40 0.67 0.67 0.67 1.10 1.10	0.98	0.82 0.82 0.82 1.25 1.25	0.30

	Macro							Dela	y		
Function				Clamp			<b></b>	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	( <b>ns</b> )
and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	<b>Level</b> when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	Khi
8-to-1 multi-	M8T1NP	23	1	#	B6	Y0-	+Y	1.37	0.30	1.30	0.58
muiu- plexer	- A			#		Y7 A		2.10		1.83	
M8T1NP	- B +Y-			#		B		2.10			
	- c			#		C	-Y	4.45	0.00	1.57	0.30
				#		Y0- Y7	-Y	1.45	0.30	1.57	0.30
	- Y1 - Y2			#				1.98		2.30	
	- Y3			#		A B C					
	- Y4			#							
	- Y5										
	- Y6										
	- 47										
1-to-2	Y PT +0	7	2	#	B3	Y	+0	0.62	0.30	0.63	0.30
demulti- plexer			4	@		A		0.69		0.70	
M1T2NP	$\frac{1}{1}$					Y	+1	0.62	0.30	0.63	0.30
						A		0.62	0.00	0.63	
	M1T2NP					Y A	-0	0.43 0.50	0.30	0.47 0.54	0.42
	- A +0-					Ŷ	-1	0.50	0.30	0.54	0.42
						A	-	0.43	0.00	0.47	0.72
	_ γ +1 −							55		5	

## AND-NOR, OR-NAND Gates (Normal)

	Macro							Dela	y		<u> </u>
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name		(ns) K <sub>th</sub>	t <sub>phi</sub> (	(ns) K <sub>N</sub>
2-OR NAND NAR23		2	1	# # @	A1	OR NAND		0.23 0.23	0.92	0.38	0.76
3-OR NAND NAR34		2	1	# # @	A2	OR NAND		0.30 0.30	1.34	0.38 0.38	0.76
2-OR 3-NAND NAR24		2	1	# # @@	A2	OR NAND		0.30	0.92	0.38 0.38	1.08
2-wide, 2-input OR- NAND NA2R2		2	1	# # #	A1			0.30	0.92	0.43	0.76

### AND-NOR, OR-NAND Gates (Normal) (cont)

								Delay	y		
	Macro							t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>olh</sub>	Kıh	t <sub>ohl</sub>	K <sub>hi</sub>
3-wide, 2-input OR- NAND NA3R2		3	1	# # # #	A3			0.32	0.92	0.50	1.08
2-wide, 3-input OR- NAND NA2R3N		4	1	# # # #	A2		+Y -Y	0.62 0.67		0.87	
2-wide, 4-input OR- NAND NA2R4N		5	1	# # # # # #	A4		+Y -Y			0.90	0.50

## AND-NOR, OR-NAND Gates (Normal) (cont)

			Γ					Dela	y	-	
	Масто							t <sub>pih</sub>	( <b>ns</b> )	t <sub>phi</sub>	(ns)
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>olh</sub>	Kih	t <sub>ohl</sub>	Khi
3-wide,		5	1	#			+Y	0.69	0.50	0.90	0.50
3-input OR- NAND NA3R3N				# # # # # # # #			-Y			0.54	
3-wide,	7	7	1	#			+Y	0.69	0.50	1.18	0.50
4-input OR- NAND NA3R4N				* * * * * * * * * *				0.98			1.08

### AND-NOR, OR-NAND Gates (Normal) (cont)

								Dela	y		
	Macro							t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	ns)
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>olh</sub>	К <sub>ћ</sub>	t <sub>oh!</sub>	K <sub>hi</sub>
4-wide,	5	5	1	@ @	A4		+Y			0.67	
2-input OR- NAND NA4R2N				90000			<b>-</b> Y	0.47	0.92	0.50	1.36
4-wide,	1	7	1	#			+Y	0.85	0.50	1.18	0.50
3-input OR- NAND NA4R3N				* * * * * * * * * *			-Y	0.98	1.34	0.70	1.36

### AND-NOR, OR-NAND Gates (Normal) (cont)

	Macro							Dela	y		
Function and		Earth	1	Clamp	0		0+	t <sub>pih</sub>	( <b>ns</b> )	t <sub>phi</sub> (	(ns)
Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Level when Open	Sym - bol No.	<b>in -</b> put Name	Out - put Name	toth	Kh	t <sub>ohi</sub>	Khi
4-wide,	T.	9	1	#	A5		+Y	0.92	0.50	1.47	0.50
4-input OR- NAND NA4R4N				* * * * * * * * * * * * * *			-Y	1.27	1.80	0.77	1.36
6-wide,	-T	8	1	@			+Y	0.60	0.92	0.57	0.50
2-input OR- NAND NA6R2N				00000000000000000000000000000000000000			-Y		0.50		0.50

### AND-NOR, OR-NAND Gates (Normal) (cont)

	Macro				<u> </u>			Dela	y		
Function and		Frank	1	Clamp				t <sub>plh</sub>	(ns)	t <sub>phi</sub>	( <b>ns</b> )
Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>oih</sub>	Kih	t <sub>ohi</sub>	Khi
8-wide,		10	1	@	A5		+Y	0.63	1.34	0.57	0.50
2-input OR- NAND NA8R2N				ବ			-Y	0.72	0.50	0.83	0.50
2-AND-		2	1	@	A1	AND		0.23	0.92	0.43	1.08
OR- NAND				@ #		OR		0.23		0.43	
NARA24				@		NAND		0.23		0.30	
2-AND- NOR		2	1		A1	AND		0.27	-		0.76
NOR NRA23				@ #		NOR		0.26		0.40	

~

AND-NOR, OR-N	<b>AND Gates</b>	(Normal) (cont)	
---------------	------------------	-----------------	--

	Macro					<b></b>		Dela	y		<u></u>
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	<u> </u>	(ns) K <sub>th</sub>	t <sub>phi</sub> ( t <sub>ohi</sub>	(ns) K <sub>hi</sub>
3-AND- NOR NRA34		2	1	@ @ #	A2	AND NOR		0.27 0.26		0.40 0.40	1.08
2-AND- 3-NOR NRA24		2	1	@ @ # #	A2	AND NOR		<u>0.28</u> 0.28	1.34	<u>0.40</u> 0.40	0.76
2-wide, 2-input AND- NOR NR2A2		2	1	0 0 0	A1			0.30	0.92	0.43	0.76
3-wide, 2-input AND- NOR NR3A2		3	7	00000	A3			0.36	1.34	0.50	0.76

### AND-NOR, OR-NAND Gates (Normal) (cont)

	Macro	.,						Dela	у	<u>.</u>	
Function and Macro		Equiv.		Clamp Level	Sym -		Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub>	(ns)
Name	Equiv. Circuit and Symbol	Gate Count	LV	when Open	bol No.	put Name	put Name	t <sub>olh</sub>	κ <sub>ih</sub>	t <sub>ohl</sub>	K <sub>hi</sub>
2-wide, 3-input		4	1	@	A2		+Y	0.95	0.50	0.50	0.50
AND- NOR NR2A3N				000 000			-Y	0.30	0.92	0.80	1.08
2-wide, 4-input		5	1	@	A4		+Y			0.60	0.50
AND- NOR NR2A4N				00000			-Y	0.40	0.92	0.83	1.36
3-wide,		5	1	@			+Y	0.98	0.50	0.70	0.50
3-input AND- NOR NR3A3N				000000000000000000000000000000000000000			-Y	0.50	1.34	0.83	1.08

# AND-NOR, OR-NAND Gates (Normal) (cont)

	Macro							Dela	iy i		
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name	<u> </u>	(ns)		(ns)
3-wide 4-input AND- NOR NR3A4N		7	1	Open           @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@	No.	Name	Name +Y -Y	1.05	0.50	t <sub>ohi</sub> 0.90 0.90	
4-wide 2-input AND- NOR NR4A2N		5		# # # # # #	A4					0.67	

### AND-NOR, OR-NAND Gates (Normal) (cont)

·	Macro							Delay	7		
Function		Equiv.		Clamp Level	Sym -	łn -	Out -	t <sub>plh</sub>	( <b>ns</b> )	t <sub>phi</sub> (i	ns)
<b>and</b> Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	when	bol No.	put Name	put Name	t <sub>olh</sub>	Kn	t <sub>ohl</sub>	K <sub>hl</sub>
4-wide 3-input AND- NOR NR4A3N		7	1	ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ ବ			+Y -Y			0.70	0.50
4-wide 4-input AND- NOR NR4A4N		9	1	ଚଚଚଚଚଚଚଚଚଚଚ ଜନବନ ଭାଇ ଅନ୍ୟ ଜନ ଭାଇ ଅନ୍ୟ ଜନ ଭାଇ ଅନ୍ୟ ଜନ ଭାଇ ଅନ୍ୟ ଜନ ଭାଇ ଅନ୍ୟ ଜନ ଭାଇ ଅନ୍ୟ ଜନ ଭାଇ ଭାଇ ଅନ୍ୟ ଜନ ଭାଇ	A5		+Y -Y			0.92	0.50

### AND-NOR, OR-NAND Gates (Normal) (cont)

	Macro							Dela	y		·
Function and		Equiv.		Clamp Level	Sym -	In -	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count	ļ	when	bol No.	put Name	put Name	t <sub>olh</sub>	Kıh	t <sub>ohl</sub>	Khi
6-wide 2-input	<u> </u>	8	1	#			+Y	<u> </u>	0.50	0.65	
AND- NOR NR6A2N				# # # # # # # # #			-Y	0.80	0.50	0.90	0.50

### AND-NOR, OR-NAND Gates (Normal) (cont)

	Macro							Dela	y		
Function		Emple		Clamp	e	In -	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	ns)
and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		<b>Level</b> when Open	Sym - bol No.	put Name	put Name	t <sub>olh</sub>	Kih	t <sub>ohi</sub>	Khi
8-wide	-	10	1	#	A5		+Y	0.80	0.50	0.98	
2-input AND- NOR NR8A2N				# # # # # # # # # # # # # # # #			-Y	0.78		0.65	

AND-NOR	, OR-NAND	Gates (Normal)	(cont)
---------	-----------	----------------	--------

	Macro		Γ				···	Dela	y		
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		Ciamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	<u> </u>	(ns) K <sub>lh</sub>	t <sub>phi</sub> ( t <sub>ohi</sub>	(ns) K <sub>hi</sub>
2-or- And- Nor Nrar24		2	1	# # #	A1	OR AND NOR		0.46 0.40 0.30	1.34	0.44 0.38 0.32	
2-to-1 multi- plexer M2T1N	$\begin{array}{c} Y_0 \\ Y_1 \\ S \\ Y_1 \\ S \\ Y_1 \\ Y_1$	3	2 1 1	# #	B2	Y0 Y1 S Y0 Y1 S	+Y -Y	0.73 0.73 0.88 0.30 0.30 0.63	0.92	0.45 0.78	0.50
4-to-1 multi- plexer M4T1N	$\begin{array}{c} Y_{0} \\ Y_{1} \\ Y_{2} \\ Y_{3} \\$	9		* * * * * *		Y1 Y2 Y3 A B	-Y	1.10 1.10 1.10 1.30 1.30 0.57 0.57 0.57 1.00	1.80 ( 1.80 ( 1.10 ( 1.	0.72 0.72 0.72 1.15 1.15 1.15 0.90 0.90 0.90 0.90 0.90 0.90	0.50

	Macro							Dela	y		
Function		Familia	1.	Clamp	0	1	0.4	t <sub>plh</sub>	(ns)	t <sub>phi</sub> (	<b>ns)</b>
and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>olh</sub>	K	t <sub>ohl</sub>	Khi
8-to-1 multi-	M8T1N	21	1	#	B6	Y0-	+Y	1.27	0.50	1.20	1.08
plexer	- A			#		Y7 A		2.00		1.73	
M8T1N				#		В		2.00		1	
				#		C Y0-	-Y	1.05	0.50	1.47	0.50
				#		¥0- Y7	-Y	1.35	0.50	1.47	0.50
				#		Α		1.88		2.20	
	- Y2 - Y3			# #		BC					
	- Y4			#		C					
	- Y5			-							
	- Y6										
	- 47										
1-to-2		4	2	#	B3	Y	+0	0.52	0.50	0.53	0.50
demulti-	Y A Det X +0			@		Α		0.59		0.60	
plexer M1T2N						Y	+1				0.50
MIIZN						Α		0.52		0.53	
						Y	-9			0.37	0.76
	M1T2N					A		0.40	-	0.44	
				1 -		Y	-1		0.50		0.76
		1				^		0.33		0.37	
	-  Y +   -   -   -   -   -   -   -   -   -										

AND-NOR, OR-NAND Gates (Normal) (cont)

#### **Power Decoders**

	Macro			Т		T		Dela	IV I		
Function and Macro	Equiv. Circuit and	Equiv. Gate		Ciamp Level when	Sym - bol	in - put	Out - put		(ns)	t <sub>phi</sub>	(ns)
Name	Symbol	Count			No.	Name		t <sub>olh</sub>	κ <sub>ħ</sub>	t <sub>ohi</sub>	Khi
2-bit decoder		14	1	# #	B5	A	-0		0.30	-	-
D2T4NP						B A		0.58		0.62	
		ł				В	{ <sup>-</sup> '	0.70		0.80	4
						A	-2		0.30	0.62	
						В		0.70		0.80	0.42
				[		A	3		0.30		0.42
	B					В		0.70		0.80	
	└ <u></u> ~					Α	+0			0.78	0.30
	D2T4NP					В		0.77		0.78	
	A +0 ─					<u>A</u>			0.30	0.90	0.30
	р —0— +1—					В		0.77		0.78	
	<sup>−−</sup>  B <sub>−</sub> 1 −					A B			0.30	0.78	0.30
	+2							0.95	0.30	0.90	0.20
	-2 +3				ŀ	B		0.95	0.30	0.90	0.30
						-		0.95		0.90	
3-bit decoder D3T8P	$ \begin{array}{c}                                     $	26	9	* *			-0 to -7	0.68	0.30	0.62	0.58

**Decoders (Normal)** 

	Macro							Dela	у		
Function		Equiv.		Clamp Levei	Sym-	In -	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	ns)
and Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	when	bol No.	put Name	put Name	t <sub>olh</sub>	ĸ'n	t <sub>ohi</sub>	Khi
2-bit		8	1	#	B5	A	-0	0.48	0.50	0.52	0.76
decoder				#		В		0.48		0.52	
D2T4N						A	-1		0.50		0.76
						В		0.48		0.52	
						A	-2		0.50		0.76
						B A	-3	0.60		0.70 0.70	0.76
						В		0.60		0.70	0.70
	B A					A	+0		0.50		0.50
	└ <u>─</u> ─~^					В		0.67		0.68	0.00
	D2T4N					A	+1			0.80	0.50
						В		0.67	0.00	0.68	
	+1-					Α	+2		0.50	0.68	0.50
	B _1					B		0.85		0.80	
						A	+3		0.50	0.80	0.50
	+3					В		0.85		0.80	
3-bit decoder D3T8	$ \begin{array}{c}                                     $	14	5	#	B5	A, B, C	-0 to -7	0.58	0.50	0.52	1.08

Latches (with Scan Function)

	Macro		Γ		T			Del	ay		
Function and Macro		Equiv	]	Clamp Level	Sym -	ln -	Out -	t <sub>pli</sub>	, ( <b>ns</b> )	t <sub>phi</sub>	(ns)
Name	Equiv. Circuit and Symbol	Gate Count	LV	when Open	boi No.	put Name	put Name	toih	K	tohi	Khi
RS latch TLRS0	SN RN +Q -Q	9	1	0	A3	S	+Q	1.30	0.50	_	0.42
ILNOU	0 0 0 0			@		Ř		1.16		1.00	
	0 1 1 0 1 0 0 1					S	- <b>Q</b>	-	0.50	1.00	0.42
	1 1 Latch					R		1.30		-	
RS latch	S R +Q -Q	9	1	#	A3	S	+Q	1.00	0.50	1.30	0.42
TLRS3	0 0 Latch			#		R				1.37	
						<u>s</u>	-Q	-	0.50	1.37	0.42
						R		1.00		1.30	
	A A A										
2-input RS latch	SN RN +Q -Q	10	1	@	A4		+Q	1.37	0.50		0.42
TLR2S20	0 0 0 0			@ @		R		1.30		1.05	
	0 1 1 0 1 0 0 1			@		<u>s</u> . R		1.30	0.50	1.05	0.42
	1 0 0 1 1 1 Latch					м		1.37		-	
				[							
							ľ			[	
			Ĩ								
	E		1								
2-input RS latch	SR+Q-Q	10		#			<u>a</u> 1	.05 (	.50 1	.37 (	0.42
TLR2S23	0 0 Latch			#	-	R	F	- ]		.51	
	0 1 0 1 1 0 1 0			1			∘ ⊨		.50 1		).42
						R	['	.05	1	.37	
	Rent										
	50-100										

Latches (with Scan Function) (cont)

·	Macro			····		_		Dela	y		
Function		Eauto		Clamp	<b>C</b> 1	In -	Out -	t <sub>plh</sub>	(ns)	t <sub>phi</sub> (	ns)
and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Level when Open	Sym - bol No.	put Name	put Name	t <sub>olh</sub>	KIh	t <sub>ohi</sub>	K <sub>hl</sub>
D Latch TLD	G +Q -Q 1 D D ℃ Latch	6	1	@ @	C	G D G D	q q	1.20 1.20 1.00	0.30 0.30	1.20	0.30 0.30
D Latch with CLR TLDC1	$ \begin{array}{c c} -G +Q \\ D -Q \\ \hline D -Q \\ \hline \end{array} $ $ \begin{array}{c c} G CL +Q -Q \\ \hline 1 0 D D \\ \hline \hline V 0 Latch \\ X 1 0 1 \\ \hline X Don't care \\ \hline \hline TLDC1 \\ G +Q \\ \hline D -Q \\ CL \\ \hline \end{array} $	7	1 1	@@ #	С	G D CL G D CL	¢ q	1.30 1.30 0.85 1.00 1.00 0.60	0.30	1.20 0.80	0.30
D Latch with PRE TLDP1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	7	1 1	@ @ #	С	G D PR G D PR	¢ q	1.20 1.20 0.95 1.10 1.10 0.85	0.30	1.30 1.05 1.05 1.05 0.80	0.30
D Latch with CLR/PRE TLDPC3	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	8	1 1 1 1	@ # #	С	G D PR CL G D PR CL	ę q	1.40 1.10 0.85	0.30	1.40 1.40 0.95 0.80 1.25 1.25 0.95 0.70	0.30

## Latches (with Scan Function) (cont)

	Macro					<u>r                                     </u>		Dela	y		
Function and		Equiv.		Clamp Level	Sym -	in -	Out -	t <sub>pih</sub>	(ns)	t <sub>phl</sub>	(ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count		when	bol No.	put Name	put	t <sub>olh</sub>	κ <sub>ih</sub>	t <sub>ohi</sub>	K <sub>hl</sub>
4-bit latch TLD4	G +Q0 +Q1 +Q2 +Q3 1 D0 D1 D2 D3 ▼L Latch 	21	1 1 1 1	0 0 0 0	B4	G D0- D3	+Q0- +Q3	1.12 1.02	0.30	1.28	0.30
4-bit latch with CLR TLD4C1	G CL +Q0 +Q1 +Q2 +Q3 1 0 D0 D1 D2 D3 1 0 D0 0 0 0 0 X: Don't care TLD4C1 G D0 +Q0 D1 +Q1 D0 +Q0 D1 +Q1 D2 +Q2 D3 +Q3 CL U	27	1 1 1 1	0000 #	B4	G DO- D3 CL	+Q0- +Q3	1.12 1.12	0.30	1.28 1.07 1.05	0.30

Flip-Flops (with Scan Function)

.

	Масго							Dela	y		
Function and		Equiv.	1	Clamp Level	Sym -	In-	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	(ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	when Open	bol No.	put Name	put	t <sub>olh</sub>	κ <sub>ih</sub>	t <sub>ohi</sub>	Khi
D flip-flop	CK +Q -Q	8	1	@	С	СК	+Q	1.24	0.30	1.30	0.30
TFD	_f D D ₹_ +Q0 -Q0			@			q	1.10	0.30	1.09	0.30

Flip-Flops (with Scan Function) (cont)

Macro						Delay				
Equiv. Circuit and Symbol	Equiv. Gate Count		Clamp Level when Open	Sym - bol No.	in - put Name	01	t <sub>pih</sub> (ns)		t <sub>phi</sub> (ns)	
						put	t <sub>olh</sub>	Kih	t <sub>ohi</sub>	Khi
CK L +Q -Q	10	1	0	С	СК	+Q	1.24	0.30	1.30	0.30
F     0     DC     DC       F     1     DL     DL       L     X     +Q0     -Q0       TFDL1     -CK     +Q       DC     -Q       DL     -Q		1 1 2	00#							0.30
CK CL +Q -Q	9	1	@ @	С	СК	+Q	1.34	0.30		0.30
			_		CK	9	 1.10	0.30		0.30
TFDC1       CK     +Q-       CK     +Q-       CL     -					CL		0.67		-	
CK PR +Q -Q	9	1	@	С		+Q		0.30	1.35	0.30
		2	#		СК	- <b>Q</b>		0.30	1.11	0.30
X 1 1 0 TFDP1 -CK +Q -D -Q -PR		2			PR				0.87	
CK PR CL +Q -Q	10	1	0	C		+Q		0.30		0.30
					PR				-	
*     0     0     +Q0     -Q0       X     1     0     1     0       X     0     1     0     1       X     1     1     0     1       TFDPC3     -CK     +Q     -       D     -Q     -     PR       CL     -     -     -		2	#		CK CL PR	q			1.11 0.79 1.01	0.30
	Equiv. Circuit and Symbol $ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Equiv. Circuit and Symbol       Equiv. Gate Count $CK$ $L$ $+Q$ $-Q$ $-T$ $DL$ $DL$ $-T$ $DL$ $DL$ $-T$ $DL$ $DL$ $-CK$ $-Q$ $-DC$ $-DC$ $-Q$ $-DC$ $-D_{-Q}$ $-Q_{-1}$ $-D_{-1}$ $-TFDP1$ $-CK + Q_{-1}$ $-D_{-1}$ $-D_{-Q}$ $-D_{-1}$ $-D_{-1}$ $-D_{-Q}$ $-D_{-1}$ $-D_{-1}$ $-D_{-Q$	Equiv. Circuit and Symbol       Equiv. Gate Count       LV $CK$ $L$ $+Q$ $-Q$ 10       1 $-T$ 0       DC       DC       1       1 $-T$ 0       DC       DC       1       1       2 $-T$ 1       DL       DL       1       1       2 $-T$ 1       DL       DL       1       1       2 $-T$ DC $-Q$ -       1       1       2 $-T$ DC $-Q$ -       1       1       2 $-T$ 0       D       D       -       1       2 $-T$ 0       D       D       -       2       1       2 $-T$ 0       D       D       -       2       1       2 $-T$ 0       D       D       D       -       2       1       1       2 $-T$ 0       D       D       D       -       -       2       1       1       2 $-T$ 0       0       D	Equiv. Circuit and Symbol       Equiv. Circuit and Count       Circuit and Count	Equiv. Circuit and Symbol       Equiv. Circuit and Count       Equiv. Circuit and Count       Equiv. Circuit and Count       Symbol       Symbo	Equiv. Circuit and Symbol         Equiv. Gate Count         LV         Ciamp Devel when Open         Sym- bol No.         In - put No. $CK$ $L$ $-Q$ 10         1         @         C         CK $\frac{F}{0}$ DC         DC         10         1         @         C         CK $\frac{F}{1}$ DL         DL         1         2         #         C         CK $\frac{F}{1}$ DL         DL         1         0         1         @         C         CK $-DC$ $-Q$ 1         1         0         1         0         1         0         1 $-DC$ $-Q$ 1         0         1         0         1         0         1         0         C         CK         CK $\frac{F}{0}$ 0         0         0         0         0         0         0         0         0         0	Equiv. Circuit and Symbol         Equiv. Gate Count         Ciamp bol when Open         Sym- bol No.         In - put Name         Out - put Name $CK$ $L$ $4Q$ $-Q$ $4$ $-Q$ $4$ $-Q$ $-T$ $DL$ $DL$ $DL$ $10$ $1$ $@$ $C$ $CK$ $+Q$ $-TFDL1$ $-Q$ $-Q$ $-Q$ $-Q$ $-Q$ $-Q$ $-DL$ $-DL$ $-Q$ $-Q$ $-Q$ $-Q$ $-Q$ $-DL$ $-DL$ $-Q$ $-Q$ $-Q$ $-Q$ $-Q$ $-DL$ $-DL$ $-Q$ $-Q$ $-Q$ $-Q$ $-Q$ $-DL$ $-D$ $-Q$ $-Q$ $-Q$ $-Q$ $-Q$ $-D_{-}$ $-D$ $-D$ $-Q$ $-Q$ $-Q$ $-Q$ $-D_{-}$ $-D$ $-Q$ $-Q$ $-Q$ $-Q$ $-Q$ $-D_{-}$ $-Q$ $-Q$ $-Q$ $-Q$ $-Q$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

Flip-Flops (with Scan Function) (cont)

Macro							Delay				
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		Clamp Level when Open	Sym - bol No.	In - put Name	Out - put Name		(ns)	t <sub>phl</sub> t <sub>ohl</sub>	(ns) K <sub>hl</sub>
JK flip-flop TFJ	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	11	2 1 1	@ @ #	С	СК	¢ •	1.96	0.30	1.72 1.72	0.30
JK flip-flop with CLR TFJC1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	14	2 1 1	@ # #	С	CK CL CK CL	¢ ¢	2.16  2.00 2.08		1.92 1.72 1.94 —	0.30
JK flip-flop with PRE/CLR TFJPC1	CK       J       K       PRCL       +Q       -Q	15	2 1 2 1	00# #	C	PR CL	-0	1.94 1.32 	0.30	1.30 2.10	0.30

Flip-Flops (with Scan Function) (cont)

Macro							Delay				
Function and	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	in - put Name	0	t <sub>plh</sub> (ns)		t <sub>phi</sub> (ns)	
Macro Name							Out - put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	Khi
T flip-flop with CLR	CK CL +Q -Q	10	1	@	С	СК	+Q	1.34	0.30	<u> </u>	0.30
TFTC1	_ <b>f</b> 0 _Q0 +Q0		2	#		CL		—		0.87	
	<b>~</b> 0 +Q0 −Q0					CK CL	-Q	0.67	0.30	1.19	0.30
	X 1 0 1 TFTC1 -CK +Q -Q CL					UL		0.07			
T flip-flop with PRE	CK PR +Q -Q	10	1	@	С	СК	+Q	-	0.30	1.35	0.30
TFTP1	<u> </u>		2	#		PR CK	-q	1.02	0.30	 1.11	0.30
	→ <u>0</u> +Q0 -Q0 X 1 1 0					PR	~~	1.15	0.30	0.87	0.30
T flip-flop with	CK PR CL +Q -Q	11	1	@	С	СК	+Q		0.30	1.45	0.30
PRE/CLR	<u>-</u> 0 0 -Q0 +Q0		2	#		PR CL		1.26		—	
TFTPC3	Image: white         0         0         +Q0         -Q0           X         1         0         1         0		2	#		CK	-0	1.04	0.30	0.97	0.30
	X 1 0 1 0 X 0 1 0 1					PR		_		1.11	
	X 1 1 0 1					CL		0.77		0.89	
4-bit D flip-flop TFD4	CK         +Q0         +Q1         +Q2         +Q3           J         D0         D1         D2         D3           I         +Q00         +Q10         +Q20         +Q30           I         -         TFD4         -         -           D0         +Q1         -         D0         +Q10           D0         +Q10         +Q20         +Q30           -         TFD4         -         -           D0         +Q1         -         -           D1         +Q2         -         -           D2         +Q3         -         -	29	1 1 1 1	0000	B4	СК	+Q0- +Q3	1.40	0.30	1.85	0.30
<u> </u>	D3										

Flip-Flops (with Scan Function) (cont)

			Ma	cro									Dela	у		
Function and							Emple		Clamp	<b>6</b>		0	t <sub>pih</sub>	(ns)	t <sub>phl</sub> (	ns)
Macro Name		uiv mb		cuit a	nd		Equiv. Gate Count	LV	Level when Open	Sym - bol No.	In - put Name	Out - put Name	t <sub>olh</sub>	Кıh	t <sub>ohi</sub>	K <sub>hi</sub>
4-bit D .	СК	CL	+Q0	+Q1	+Q2	+Q3	34	1	@	B4	СК	+Q0	1.60	0.30	1.85	0.30
flip-flop with CLR	F	0	DO	D1	D2	D3			@ @		CL	+Q3	-		1.60	
TFD4C1	۲×.	0	+Q00	+Q10	+Q20	+Q30			@							
11 0401	X	1	0	0	0	0		1	@							
			- CH - DC - D1	2 +Q				1	#							

Shift Registers (with Scan Function)

	Macro							Dela	y		
Function and		Equiv.		Clamp Level	6.m		0	t <sub>pih</sub>	( <b>ns</b> )	t <sub>phi</sub> (	(ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	when	Sym - bol No.	in - put Name	Out - put Name	toh	К <sub>іћ</sub>	t <sub>ohl</sub>	K <sub>hi</sub>
2-bit shift	CK +A +B	13	1	@	В	СК	+A	1.16	0.30	1.33	0.30
register TZSR	<u>→</u> D +A0 ¬ +A0 +B0 TZSR — CK +A — D +B		1	Ø			+B	1.16	0.30	1.33	0.30
2-bit shift	CK CLA CLB +A +B	16	1	@	С	СК	+A	1.26	0.30	1.43	0.30
register with CLR	F 0 0 D +A0		1	@ #		CLA		—		1.35	
TZSRC1	₹ 0 0 +A0 +B0		2	#		СК	+B	1.26	0.30	1.43	0.30
1201101	X 1 X 0 X					CLB		-		1.35	
	X X 1 X 0										
	TZSRC1 CK +A D CLA +B CLB										

Shift Registers (with Scan Function) (cont)

<u> </u>	Macro							Dela	y	<u> </u>	
Function and		Easthe	1	Clamp	<b></b>		0.1	t <sub>pih</sub>	( <b>ns</b> )	t <sub>phi</sub> (	(n <del>s</del> )
Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	K <sub>hl</sub>
2-bit shift register with CLR/PRE TZSRCP3	CK         CLA         CLB         PRA         PRB         +A         +B            0         0         0         0         D         +A0            0         0         0         0         +A0         +B0            1         X         X         X         0         X           X         1         X         X         X         0         X	18	1 1 2 2 2 2	@ # # #	B4	CK CLA PRA CK CLB	+A +B	0.75 0.82		1.55 	0.30
	X     X     X     1     X     1     X       X     X     X     1     X     1     X       X     X     X     X     1     X     1       X     1     X     1     X     1     X       X     X     X     X     1     X     1       X     1     X     1     X     0     X       X     X     1     X     1     X     0       X     X     1     X     1     X     0       TZSRCP3     CK     +A     -     -       CLA     +B     -     -       CLA     +B     -     -       PRA     CLB     -     PRB					PRB		0.82			
4-bit shift register TZSR4	CK     +A     +B     +C     +D       ♪     D     +A0     +B0     +C0       ¬L     +A0     +B0     +C0     +D0       ¬L     +A0     +B0     +C0     +D0       TZSR4	29	1	@ @	C	СК	+A +B +C +D	1.38 1.38 1.38	0.30 0.30	1.55 1.55 1.55	0.30 0.30 0.30 0.30
4-bit shift register with CLR TZSR4C1	CK       CLA       CLB       CLC       CLD       +A       +B       +C       +D         _f       0       0       0       0       D       +A0-B0-C0       +C         ¥       0       0       0       0       A0+B0-C0+D0         X       1       X       X       0       X       X         X       1       X       X       0       X       X         X       X       1       X       X       0       X       X         X       X       1       X       X       0       X       X       X         X       X       1       X       X       0       X       X       X       0       X         X       X       X       1       X       X       0       X       X       0       X         X       X       X       X       1       X       X       0       X         X       X       X       X       1       X       X       0       X         TZSR4C1		1 1 2 2 2 2	@ # # #	B4	CK CLA CK CLB CK CLC CK CLD	+A +B +C +D	— 1.58 — 1.58 —	0.30 0.30 0.30	1.35	0.30 0.30 0.30 0.30

**Power Latches** 

	Macro		Τ	<u> </u>		1	<u> </u>	Dela	ay		
Function and		Equiv.	1	Clamp Level	Sym -	In-	Out -	t <sub>plh</sub>	(ns)	t <sub>phl</sub>	(ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count		when	bol No.	put Name	put	tolh	K	t <sub>ohl</sub>	Khi
RS latch LRS0H	<b>SN RN +Q -Q</b> 0 0 0 0	4	1	@ @	A3	S R	+Q	0.75 0.61	0.30	— 0.45	0.30
	0 1 1 0 1 0 0 1 1 1 Latch					ŝ R	-9		0.30	0.45	
RS latch LRS3H	S R +Q -Q	4	1	#	A3	S	+Q	0.45	0.30	_	0.30
2110011	0 0 Latch 0 1 0 1					R S	-9	_	0.30	0.82 0.82	0.30
						S R	-0	0.45	0.30	0.75	0.30
	P P P P P P P P										
2-input RS latch	<b>SN RN +Q -Q</b> 0 0 0 0	5	1	@ @	A4	S R	L		0.30		0.30
LR2S20H	00000 0110			e e	ŀ			0.75 0.75	0.30	0.50	0.30
	1 0 0 1 1 1 Latch			Ψ	ſ	R		0.82		-	0.00
					-						
2-input RS latch	S R +Q -Q	5	· 1	# #			+Q (	0.50	0.30	0.82	0.30
LR2S23H	0 0 Latch 0 1 0 1	ĺ		#		R S -	- <u>-</u>	=+,		0.96 0.96	0.30
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			#		<u>s</u> - R		0.50		0.82	0.30

**Power Latches (cont)** 

	Macro							Dela	y		
Function		Emilia		Clamp Level	6. m	le le	Out -	t <sub>pih</sub>	( <b>ns</b> )	t <sub>phi</sub> (	ns)
and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	when	Sym - bol No.	in - put Name	put Name	t <sub>olh</sub>	κ <sub>ih</sub>	t <sub>ohl</sub>	Khi
D Latch LDH	$\begin{array}{c c} \mathbf{G} + \mathbf{Q} - \mathbf{Q} \\ 1 & \mathbf{D} \\ \mathbf{A} \\ A$	5	2	00	С	G D G D	q q	0.80	0.30	0.80 0.80 1.00 1.00	0.30
D Latch with CLR LDC1H	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	6	2 1 1	@ @ #	C	G D CL G D CL	¢ q	1.25 0.80	0.30	1.15 0.75	0.30
D Latch with PRE LDP1H	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	6	2 1 1	@ #	С	G D PR G D PR	q q	0.80 0.55	0.30	0.90 0.65	0.30
D Latch with CLR/PRE LDPC3H	G       PR       CL       +Q       -Q         1       0       0       D       D         ~L       0       0       Latch         X       1       0       1       0         X       0       1       0       1         X       1       1       0       1         X       1       1       0       1         X       1       1       0       1         X:       Don't care	7	2 1 1	@ # #	С	G D PR CL G D PR CL	φ φ	1.35 1.05 0.80	0.30	1.35 1.35 0.90 0.75 1.20 0.90 0.65	0.30

Power Latches (cont)

	Macro							Dela	iy 🗌		
Function and		Equiv.		Clamp Level	Sym -	In -	Out -	t <sub>pih</sub>	( <b>ns</b> )	t <sub>phi</sub>	(ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count		when	bol No.	put Name	put Name	t <sub>olh</sub>	K <sub>ih</sub>	t <sub>ohl</sub>	Khi
4-bit latch LD4H 4-bit latch with CLR LD4C1H	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	14 15	1 1 1 1 1 1 1	ଚଚଚଚ ଚଚଚଚ	B4 B4	G D0- D3 G D0- D3	+ Q0- + Q3 + Q0- + Q3	0.82 0.92 0.92		1.03 0.82 1.03 0.82	0.30
	X 1 0 0 0 0 X: Don't care - LD4C1H G - D0 +Q0 - D1 +Q1 - D2 +Q2 - D3 +Q3 - CL 		1	@ #		CL		0.80		0.80	

**Power Flip-Flops** 

	Macro							Dela	У		
Function and		Equiv.	]	Ciamp Level	Sym -	In -	Out -	t <sub>pin</sub>	(ns)	t <sub>phi</sub> (	<b>ns</b> )
Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	when	bol No.	put Name	put	t <sub>olh</sub>	Кıh	t <sub>ohl</sub>	κ <sub>hi</sub>
D flip-flop	CK +Q -Q	7	1	@	С	СК	+Q	0.84	0.30	0.90	0.30
FDH	<u>→ D</u> → +Q0 -Q0		1	@			9	1.05	0.30	1.04	0.30
	- ск +q- - р -q-										

•

**Power Flip-Flops (cont)** 

	Macro							Dela	y		
Function		<b>F</b> - solar		Clamp	<b>0</b>	1-	0	t <sub>pih</sub>	(ns)	t <sub>phl</sub> (	(n <b>s</b> )
and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Level when Open	Sym - bol No.	in - put Name	Out - put Name		K <sub>ih</sub>	t <sub>ohi</sub>	Khi
D flip-flop	CK L +Q -Q	9	1	0	С	СК	+Q		0.30	0.90	0.30
with load FDL1H	$ \begin{array}{c cccc} \underline{-F} & 0 & DC & DC \\ \underline{-F} & 1 & DL & DL \\ \hline $		1 1 2	00#			q		0.30		0.30
D flip-flop with CLR		8	1	@ @	С	CK CL	+Q	0.84	0.30	0.90 1.06	0.30
FDC1H	D D D D ¬ 0 +Q0 -Q0		2	#		CK	- <b>Q</b>	1.05	0.30		0.30
	X 1 0 1		2	#		CL		0.62		—	
	FDC1H 										
D flip-flop with PRE	CK PR +Q -Q	8	1	@ @	C	CK PR	+Q	0.86 0.62	0.30	0.94	0.30
FDP1H	<u>-</u> <b>𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘 𝑘</b>		2	#		СК	q		0.30	1.06	0.30
	X 1 1 0 FDP1H 					PR				0.82	
D flip-flop with	CAPACL TO TO	9		@	C	CK CL	+Q	0.86	0.30	0.94 0.96	0.30
CLR/PRE	<u> </u>					PR		0.62		0.30	
FDPC3H	X 1 0 1 0		2	#		СК	q		0.30	1.06	0.30
	X     0     1     0     1       X     1     1     1     1       FDPC3H       CK     +Q       D     -Q       PR     CL					CL PR		0.62		0.74	

Power Flip-Flops (cont)

	Macro		Γ	Γ	1			Dela	IV.		
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>pih</sub>	(ns)	t <sub>phi</sub> t <sub>ohi</sub>	(ns) K <sub>hi</sub>
JK flip-flop FJH	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	10	2 1 1	@ @ #	С	СК	φ	1.16	0.30	0.92	0.30
JK flip-flop with CLR FJC1H	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	13	2 1 1	@ # #	c	CK CK CL	-	1.36 — 1.20 1.28		0.92	0.30
JK flip-flop with PRE/CLR FJPC1H	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	14	2 1 2 1	@ # #	C	PR CL		1.36 ( 1.26 0.54 1.30 ( 0.50 1.30	- - 	 0.92	0.30

Power Flip-Flops (cont)

	Macro							Dela	y		
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name		(ns) K <sub>ih</sub>	t <sub>phi</sub> (	(ns) K <sub>hi</sub>
T flip-flop with CLR FTC1H	CK       CL       +Q       -Q         -F       0       -Q0       +Q0         -L       0       +Q0       -Q0         X       1       0       1         -FTC1H CK       -Q CL       -Q CL       -Q	9	1 2	@ #	С	CK CL CL	q q	1.05 0.62	0.30	1.06 1.14 —	0.30
T flip-flop with PRE FTP1H	CK     PR     +Q     -Q       -F     0     -Q0     +Q0       -L     0     +Q0     -Q0       X     1     1     0       FTP1H     -CK     +Q       -Q     -Q       PR	9	1 2	@ #	С	CK PR CK PR	q q	0.62	0.30	0.94 	0.30
T flip-flop with PRE/CLR FTPC3H	CK       PR       CL       +Q       -Q         J       0       0       -Q0       +Q0         I       0       0       +Q0       -Q0         X       1       0       1       0         X       0       1       0       1         X       1       1       1       1         FTPC3H       -Q       -Q       -Q         PR       CL       -Q       -Q	10	1 2 2	@ # #	С	CK PR CL CK PR CL	¢  q	0.62 —		0.94 0.70 0.96 1.16 0.92 0.84	0.30
4-bit D flip-flop FD4H	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1	1 1 1 1	000 000	B4	СК	+Q0- +Q3	1.20	0.30	1.60	0.30

**Power Flip-Flops (cont)** 

		lacro									Dela	y		
Function and					Equiv.	]	Clamp Level	Sym-	In -	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	( <b>ns</b> )
Macro Name	Equiv. C Symbol		and		Gate Count		when	bol No.	put Name	put	t <sub>oih</sub>	Kıh	t <sub>ohi</sub>	K <sub>hi</sub>
4-bit D	CK CL +	20 +Q1	+Q2	+Q3	26	1	@	B4	СК	+Q0-	1.40	0.30	1.60	0.30
flip-flop with CLR FD4C1H	X 1 (	0 D1 00+Q10 0 0 	D2 +Q20 0	D3		1 1 1 1	000 4		CL	+Q3	-		1.35	

**Power Shift Registers** 

	Macro							Dela	y	<u>.</u>	
Function and		Equiv.	1	Ciamp Level	Sym -	in -	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub>	(ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count		when	bol No.	put Name	put Name	t <sub>olh</sub>	κ <sub>ih</sub>	t <sub>ohl</sub>	Khi
2-bit shift	CK +A +B	11	1	@	B1	СК	+A	0.96	0.30	1.08	0.30
register ZSRH	$ \begin{array}{c c}  \hline & D \\ \hline & +A0 \\ \hline & +A0 \\ \hline & +B0 \\ \hline & CK \\ \hline & D \\ \hline & +B \\ \hline & D \\ \hline & +B \\ \hline \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +B \\ \hline \\ & -D \\ \hline \\ & +D \\ \hline \\ \\ & +D \\ \hline \\ \\ & +D \\ \hline \\ \\ \\ \hline \\ \hline \\ \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\$		1	@			+B	0.96	0.30	1.08	0.30
2-bit shift	CK CLA CLB +A +B	13	1	@	С	СК	+A	1.06	0.30	1.18	0.30
register with CLR	_ 0 0 D +A0		1 2	@ #		CLA		—		1.10	4
ZSRC1H	<b>₹</b> 0 0 +A0 +B0		2	# #		СК	+B	1.06	0.30	1.18	0.30
	X 1 X 0 X					CLB		-		1.10	
	X X 1 X 0										
			Í								

Power Shift Registers (cont)

	Macro		<u> </u>	<u> </u>				Dela	y		
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	<u> </u>	(ns) K <sub>ih</sub>	t <sub>phi</sub> ( t <sub>ohi</sub>	(ns) K <sub>hl</sub>
2-bit shift register with CLR/PRE ZSRCP3H	CK       CLA       CLB       PRA       PRB       +A       +B	15	1 1 2 2 2 2	@@####	B4	CK CLA PRA CK CLB PRB	+A +B	1.26  0.62	0.30	1.30 0.70	0.30
4-bit shift register ZSR4H	CK         +A         +B         +C         +D           J         D         +A0         +B0         +C0           ¬L         +A0         +B0         +C0         +D0           ¬L         +A0         +B0         +C0         +D0           ¬L         +A0         +B0         +C0         +D0	20	1	0	C	СК	+A +B +C +D	1.18 1.18 1.18 1.18	0.30 0.30	1.30 1.30 1.30	0.30 0.30 0.30 0.30
4-bit shift register with CLR ZSR4C1H	CK       CLA       CLB       CLC       CLD       +A       +B       +C       +D		1 1 2 2 2 2	00***	B4	CK CLA CK CLB CK CLC CK CLD	+C	_	0.30 0.30 0.30	1.10 1.50 1.10	0.30 0.30 0.30 0.30

Latches (Normal)

	Macro		Τ-		<u> </u>	1		Dela	ay		
Function and Macro Name	Equiv. Circuit and Symbol	Equiv Gate Count		Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>pih</sub>	(ns)		(ns)
RS latch LRS0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	3	1	@	A3	S R S R	+Q -Q	0.65 0.51	0.50 0.50	0.35	
RS latch LRS3		3	1	#	A3	R	<u> </u>	_	0.50	0.72	0.50
2-input RS latch LR2S20		4	1	@ @ @	Ē	R	- (c	0.65	0.50 -	0.40	0.50
2-input RS latch LR2S23	$     \begin{array}{c}       S  R  +Q  -Q \\       0  0  Latch \\       0  1  0  1 \\       1  0  1  0 \\       1  1  1  1     \end{array} $	4		# # #		5 ++ 7	<u>-</u>	- 1	0 .50 0	.72 0 .86 .86 0 .72	

Latches (Normal) (cont)

<del></del>	Macro							Dela	y		
Function		Eauto		Clamp Level	Sym -	In-	Out -	t <sub>plh</sub>	(ns)	t <sub>phi</sub> (	( <b>ns</b> )
and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	when Open	bol No.	put Name	put Name	t <sub>olh</sub>	ĸın	t <sub>ohi</sub>	K <sub>hi</sub>
D Latch LD	$ \begin{array}{c} \mathbf{G} + \mathbf{Q} - \mathbf{Q} \\ 1 & \mathbf{D} & \mathbf{D} \\ \mathbf{V} & \text{Latch} \\ \hline \mathbf{G} + \mathbf{Q} \\ - & \mathbf{Q} \\ - & \mathbf{Q} \\ \end{array} $	4	2	00	C	G D G D	q q	0.70 0.85 0.85	0.50	0.70 0.90 0.90	0.50
D Latch with CLR LDC1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5	2 1 1	@ #	C	G D C G D C	þ þ	1.15 0.70	0.50	1.05 0.65	0.50
D Latch with PRE LDP1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5	2 1 1	@ #	C	G D PR G D PR	þ þ	0.70 0.45	0.50	0.80 0.55	0.50
D Latch with CLR/PRE LDPC3	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	6	2 1 1	@@ #	С	G D PR CL G D PR CL	¢ q	1.25 0.95 0.70		1.25 1.25 0.80 0.65 1.10 1.10 0.80 0.55	0.50

Latches (Normal) (cont)

	Macro							Dela	iy		
Function and		Equiv.		Clamp Level	Sym -	in -	Out -	t <sub>plh</sub>	( <b>ns</b> )	t <sub>phi</sub>	(ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count	[	when Open	bol No.	put Name	put	t <sub>ofh</sub>	K <sub>in</sub>	t <sub>ohi</sub>	KN
4-bit latch LD4	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	13	1 1 1 1	0 0 0 0	Β4	G D0- D3	+Q0- +Q3	0.82 0.72		0.93	0.50
4-bit latch with CLR LD4C1	G CL +Q0 +Q1 +Q2 +Q3 1 0 D0 D1 D2 D3 1 0 Latch X 1 0 0 0 0 0 X: Don't care LD4C1 G D0 +Q0 D1 +Q1 D2 +Q2 D3 +Q3 CL U	14	1 1 1 1	0000 #	B4	G DO- D3 CL	+Q0- +Q3	0.82	0.50	0.93 0.72 0.70	0.50

Flip-Flops (Normal)

	Macro							Dela	y		
Function and		Equiv.	Equiv. Sate Count LV	when to the second seco	Sym -	in-	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	( <b>ns</b> )
Macro Name	Equiv. Circuit and Gate Count				bol No.	put Name	put	t <sub>olh</sub>	κ <sub>th</sub>	t <sub>ohl</sub>	Khi
D flip-flop	CK +Q -Q	6	1	@	С	СК	+Q	0.74	0.50	0.80	0.50
FD	_fDD _₹+Q0Q0			@			q	0.95	0.50	0.94	0.50

Flip-Flops (Normal) (cont)

	Macro							Dela	у		
Function		Equiv.		Clamp	Sym -	in -	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	( <b>NS</b> )
and Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	Level when Open	boi No.	put Name	put Name	t <sub>olh</sub>	ĸ <sub>h</sub>	t <sub>ohl</sub>	ĸ'n
D flip-flop	CK L +Q -Q	8	1	@	С	СК	+Q		0.50		0.50
with load FDL1	I     O     DC     DC       I     DL     DL       I     DL     DL       I     X     +Q0       FDL1       CK     +Q       DC     -Q       I     DL       I     DL		1 1 2	00#			q	0.95	0.50	0.94	0.50
D flip-flop with CLR	CK CL +Q -Q	7	1	0	С	CK	+Q	0.74	0.50		0.50
FDC1	<u>-</u> <b>F</b> 0 D D T 0 +Q0 -Q0			-		CL CK	q	— 0.95	0.50	0.96 1.04	0.50
	T     0     +Q0     -Q0       X     1     0     1         FDC1       CK     +Q         D     -Q		2	#		CL		0.52		-	
D flip-flop with PRE	CK PR +Q -Q	7	1	@ @	С	CK PR	+Q	0.76 0.52	0.50	0.84	0.50
FDP1	F     0     D     D       V     0     +Q0     -Q0       X     1     1     0         FDP1       -CK     +Q       -D     -Q       PR		2	#		CK PR	q	1.00	0.50	0.72	0.50
D flip-flop with	CK PR CL +Q -Q	8		@ @	С	CK CL	+Q	0.76	0.50	0.84 0.86	0.50
PRE/CLR	- <b>J</b> 0 0 D D - <b>J</b> 0 0 + O0 − O0					PR		 0.52		0.60	
FDPC3	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2	#		CK CL PR	q			0.96 0.64 0.72	0.50

Flip-Flops (Normal) (cont)

	Macro			1		1		Dela	ıy		
Function and Macro	Equiv. Circuit and	Equiv. Gate		Clamp Level when	Sym - bol	in - put	Out - put	t <sub>pih</sub>	(ns)	t <sub>phi</sub>	(ns)
Name	Symbol	Count			No.	Name		t <sub>olh</sub>	κ <sub>ih</sub>	t <sub>ohl</sub>	Khi
JK flip-flop FJ	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	9	2 1 1	@ @ #	С	СК	q q		0.50		0.50
JK flip-flop with CLR FJC1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	12	2 1 1	@@# #	С	CK CL CK CL	¢ q	—		1.02 0.82 1.04 —	0.50
JK flip-flop with PRE/CLR FJPC1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	13	2 1 2 1	00# # #	C	PR CL	-0	1.26 1.16 0.44 1.20 0.40 1.20	0.50	— 0.82	0.50

Flip-Flops (Normal) (cont)

	Macro							Dela	iy i		
Function		<b>-</b>		Clamp				t <sub>plh</sub>	(ns)	t <sub>phl</sub>	(ns)
and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		Level when Open	Sym - bol No.	In - put Name	Out - put Name	t <sub>olh</sub>	Kh	t <sub>ohi</sub>	K <sub>hl</sub>
T flip-flop with CLR		8	1	@	С	CK CL	+Q	0.74	0.50	0.80 0.96	0.50
FTC1	<u>-</u> F 0 -Q0 +Q0 ¬L 0 +Q0 -Q0		2	#		СК	-Q	0.95	0.50		0.50
	X 1 0 1 FTC1 					CL		0.52		_	
T flip-flop with PRE	CK PR +Q -Q	8	1	0	С	СК	+Q		0.50	0.84	0.50
FTP1	<u>-</u> ✓ 0 <u>-</u> Q0 +Q0		2	#		PR CK	-9	0.52		 0.96	0.50
	7     0     +Q0     -Q0       X     1     1     0       FTP1     -CK     +Q       -Q     -Q       PR					PR	7	_		0.96	0.50
T flip-flop with	CK PRCL +Q -Q	9	1	@	С	СК	+Q		0.50	0.84	0.50
PRE/CLR	<u>_</u> _ 0 0 <u>−</u> Q0 +Q0		2	#		PR CL		0.52		0.60 0.86	
FTPC3	X 1 0 1 0		2	#		СК	q	1.10	0.50	1.06	0.50
	X 0 1 0 1					PR CL		-		0.82	
	X 1 1 1 1 					UL .		0.62		0.74	
4-bit D flip-flop FD4	CK         +Q0         +Q1         +Q2         +Q3           J         D0         D1         D2         D3           T         +Q00         +Q10         +Q20         +Q30           T         +Q00         +Q10         +Q20         +Q30           CK         +Q0         -         D0         +Q10           D0         +Q10         +Q20         +Q30           D0         +Q10         +Q20         +Q30           D0         +Q1         -         D0         +Q1           D1         +Q2         -         D2         +Q3           D2         +Q3         -         D3         -	21	1 1 1 1	0000	B4	СК	+Q0- +Q3	1.10	0.50	1.50	0.50

1

#### Flip-Flops (Normal) (cont)

								Dela	у		
Function and		Equiv.		Clamp Level	Sym -	in -	Out -	t <sub>pih</sub>	(ns)	t <sub>phi</sub> (	ns)
Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	when	bol No.	put Name	put	t <sub>olh</sub>	Kih	t <sub>ohi</sub>	Khi
4-bit D flip-flop with CLR FD4C1	CK       CL       +Q0       +Q1       +Q2       +Q3	25	1 1 1 1	0000 #	B4	CK CL	+Q0- +Q3	<u>1.30</u>	0.50	<u>1.50</u> 1.25	0.50

Shift Registers (Normal)

	Macro	·				<u> </u>		Dela	у		
Function and		Equiv.		Clamp Level	Sym -	In -	Out -	t <sub>pih</sub>	(ns)	t <sub>phl</sub> (	( <b>ns</b> )
Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	when	bol No.	put Name	put	t <sub>olh</sub>	κ <sub>th</sub>	t <sub>ohl</sub>	Khi
2-bit shift	CK +A +B	10	1	@	B1	СК	+A	0.86	0.50	0.98	0.50
register ZSR	✓ D +A0 ✓ +A0 +B0 ✓ +A0 +B0 ✓ CK +A D +B			@			+B	0.86	0.50	0.98	0.50
2-bit shift	CK CLA CLB +A +B	12	1	@	С	СК	+A	0.96	0.50	1.08	0.50
register with CLR	J 0 0 D +A0		1 2	@ #		CLA		_		1.00	
ZSRC1	<b>飞</b> 0_0_+A0_+B0		2	#		СК	+B	0.96	0.50		0.50
	X 1 X 0 X					CLB		-		1.00	
	X X 1 X 0										
	ZSRC1 — CK +A — D — CLA +B — CLB										

#### Shift Registers (Normal)

	Macro		-	<u> </u>		<b></b>		Dela	y .		
Function		Canaba	1	Clamp				t <sub>plh</sub>	(ns)	t <sub>phi</sub>	(ns)
Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	LV	Level when Open	Sym - bol No.	in - put Name	Out - put Name	t <sub>oth</sub>	Kth	t <sub>ohi</sub>	Khi
2-bit shift register with CLR/PRE ZSRCP3	CK       CLA       CLB       PRA       PRB       +A       +B	14	1 1 2 2 2 2	@@###	В4	CK CLA PRA CK CLB PRB	+A +B	1.16  0.52	0.50	1.28 1.20 0.60	0.50
4-bit shift register ZSR4	CK     +A     +B     +C     +D       J     D     +A0     +B0     +C0       ↓     +A0     +B0     +C0     +D0       ↓     CK     +A     -        CK     +A     -        D     +B     -        CK     +A     -        D     +B     -        -     -     -        D     +B     -       +D     -     -     -	19	1	0	С	СК	+C	1.08 1.08 1.08	0.50	1.20	0.50 0.50 0.50
4-bit shift register with CLR ZSR4C1	CK       CLA       CLB       CLC       CLD       +A       +B       +C       +D         J       0       0       0       0       D       +A0       +B0       +C0       +D0         V       0       0       0       0       PA0       +B0       +C0       +D0         X       1       X       X       0       X	23	1 1 2 2 2 2 2	00###	B4	CLA CK CLB CK CLC	+B +C	1.28 	0.50	1.00 1.40 1.00 1.40 1.00	0.50 0.50 0.50

#### **Others (Power)**

	Macro							Del	ay		
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count		Clamp Levei when Open	Sym - bol No.	In - put Name	Out - put Name	F	(ns) K <sub>th</sub>	T	(ns) K <sub>hi</sub>
4-bit compar- ator ZEQC4P	$\begin{array}{c} A0 \\ B0 \\ A1 \\ B1 \\ A2 \\ B2 \\ A3 \\ B3 \\ B3 \\ B3 \\ B3 \\ B3 \\ B3 \\ B3$	14	2	* * * * *	85	A0- A3, B0- B3			0.98		
1-bit full adder FA1P		9	2 2 2	# # #		CI	+S	0.70	0.30	0.42	0.42 0.30
2-bit full adder FA2P	FA2P A1 +CO B1 +S1 A0 +S0 B0 CI		2 2 2	* * * *	Ē	CI	+Sn 1	1.30	0.30	0.74	0.42
4-bit fuli adder FA4P	FA4P A3 +CO B3 +S3 A2 +S2 B2 +S1 A1 +S0 B1 A0 B0 CI		222222	*			1 -Sn 2	.30 ( .10 .68 ( .26	1 ).50 2	.06	0.30

#### Others (Power) (cont)

	Macro				Sym -	Delay					
Function				Ciamp Level			Out -	t <sub>plh</sub>	(ns)	t <sub>phi</sub> (ns)	
and Macro Name	Macro Equiv. Circuit and Gate		when Open	bol No.	in - put Name	put	t <sub>olh</sub>	Kih	t <sub>ohl</sub>	Khi	
4-bit parity	PTGENP	42	1	#	B5	AI	Ev			2.50	
generator/ checker	A		1	# #			OD	2.65	0.30	2.70	0.30
PTGENP			1	#							
I TOLET			1	#							i i
				#							
			i	#							
	— G — H		1	#							
Power		2	2	@	A1		+Y			0.44	
buffer							-Y	0.24	0.30	0.36	0.30
BUFP											
		I									L

#### Other (Normal)

Macro				Delay							
Function		Equiv.	1	Clamp Level	S	In-	Out -	t <sub>pih</sub> (ns)		t <sub>phi</sub> (ns)	
and Macro Name	Equiv. Circuit and Symbol	Gate Count	LV	when	Sym - bol No.	put Name	put Name	t <sub>olh</sub>	ĸ'n	t <sub>ohi</sub>	K <sub>hl</sub>
4-bit compar- ator ZEQC4	$ \begin{array}{c} A0 \\ B0 \\ A1 \\ B1 \\ A2 \\ B2 \\ B2 \\ A3 \\ B3 \\ \hline ZEQC4 \\ A0 \\ B0 \\ A1 \\ B1 \\ A2 \\ B2 \\ A3 \\ B3 \\ \hline B1 \\ A2 \\ B2 \\ A3 \\ B3 \\ \hline B3 \\ \hline B3 \\ \hline B1 \\ B1 \\$	12	2	# # # # # # # #	B5	A0- A3, B0- B3		0.68	1.80	0.60	0.50

#### Other (Normal) (cont)

	Macro		T			Γ	Delay				
Function and Macro Name	Equiv. Circuit and Symbol	Equiv. Gate Count	1	Clamp Level when Open	Sym - bol No.	in - put Name	Out - put Name	F	(ns) K <sub>ih</sub>	t <sub>phi</sub> t <sub>ohi</sub>	(ns) K <sub>hi</sub>
1-bit full adder FA1		7	2 2 2	# # #	B2	A, B Cl A, B Cl	+CO +S	0.92 0.60	0.50 0.50	0.70 0.32	0.76 0.50
2-bit full adder FA2		14	22222	# # # #	С	An, Bn Cl An, Bn Cl	+CO +Sn	1.20	0.50 0.50	1.22 0.64 1.34 0.76	
4-bit fuli adder FA4	FA4 A3 +CO B3 A2 +S3 B2 +S2 A1 +S1 B1 +S0 A0 B0 CI	43	22222223	# # # # # # # # # #		An, Bn Cl An, Bn Cl	+Sn	1.20 1.00 2.58 2.16	0.92	1.12 0.96 2.64 2.22	0.50
9-bit parity generator/ checker PTGEN	PTGEN A B C Ev D E OD F G H I		1 1 1 1 1	# # # # # # #	B5 /			2.40			<u>1.08</u> 0.50
Power buffer BUF		1	1	@	A1			.60 0 .30 0	).50 0 ).50 0		0. <u>50</u> 0.50

#### RAM

•

	Macro			Delay						
Function			Ciamp			t <sub>plh</sub>	(ns)	t <sub>phi</sub> (	ns)	
and Macro Name	Equiv. Circuit and Symbol	LV	Level when Open	Input Name	Output Name	t <sub>olh</sub>	K <sub>äh</sub>	t <sub>ohi</sub>	K <sub>N</sub>	
Single- port RAM	A0 XRAMSXX 00	1	#	A0 to Ab-1	O0 to Ob-1	12	0.24	12	0.24	
	— A1 I0—	1	#	R	1	6		6	1	
	- A2 01-	1	#	w	1	_		_	1	
		1	@	G	1	12	1	12	1	
	Ab-1 O2 R W Ob-1 G Ib-1	1	#	IO to Ib-1		-		-		
Cell Name	Equivalent Function Gate Count									
	256 W × 9 b (scan func.) 10000									
	128 W × 18 b (scan func.) 10000									
	64 W × 36 b (scan func.) 10000	1								
RAMS1A	256 W × 9 b 10000	]			Ì					
RAMS2A	128 W × 18 b 10000									
RAMS3A	64 W × 36 b 10000	I	ļ							
Dual- port RAM	A0 OA0 A1 IA0 A2 OA1	1	#	A0 to Ab-1, B0 to Bb-1	OA0 to OAb-1, OB0 to OBb-1	12	0.24	12	0.24	
		1	#	R,A, RB		6		6		
	Ab-1 0A2	1	#	WA, WB	1		1			
	IA2	1	@	GA, GB	1	12	1	12		
	RA             WA         OAb-1            GA         IAb-1            B0         OB0            B1         IB0            B2         OB1	1	#	IA0 to IAb–1, IB0 to IBb–1				_		
	Bb-1 OB2 Bb-1 B2 BB2 BB2									
Cell Name	Equivalent Function Gate Count	1								
	Function         Gate Count           128 W × 9 b (scan func.)         10000	1								
TRAMD2	4 64 W × 18 b (scan func.) 10000	1								
	$A 32 W \times 36 b$ (scan func.) 10000	1								
RAMD1A		1	1							
RAMD2A		1								
RAMD3A		1								

#### **Single-Port RAM**

#### Features

- One address, one R/W port
- Asynchronous
- Autodiagnosis
- 256 word × 9 bit 128 word × 18 bit 64 word × 36 bit

#### Notes

- Since the address latch (ADD-L, figure 2) is built in, G must be open (automatically pulled high) when it is not used.
- Outputs (O<sub>0</sub>-O<sub>b 1</sub>) are high impedance when read enable (R) is low.
- Change the address while write enable (W) is low only.




Figure 2 Single-Port RAM Block Diagram

#### Timing




Figure 3 Single-Port Read Cycle Timing




Figure 4 Single-Port Data Output Timing




Figure 5 Single-Port Write Cycle Timing




Figure 6 Single-Port Address Latch Timing

Table 6	Single-Port l	RAM Timing
---------	---------------	------------

Item	Symbol	Min	Тур	Max	Unit
Read cycle time	t <sub>RC</sub>	24	-		ns
Address access time	t <sub>AA</sub>	—	12	20	ns
Output data hold time	t <sub>OH</sub>	1		_	ns
Read enable time	t <sub>RON</sub>		6	10	ns
Read disable time	tROFF	0.8	—	_	ns
Write cycle	twc	24		_	ns
Write pulse width	t <sub>WP</sub>	10	<u> </u>	_	ns
Address setup time	twas	6	—	—	ns
Address hold time	t <sub>waH</sub>	8		—	กร
Data setup time	t <sub>WDS</sub>	10	—		ns
Data hold time	t <sub>WDH</sub>	8		_	ns
Address latch setup time	t <sub>GAS</sub>	4	_		ns
Address latch hold time	t <sub>gah</sub>	2		-	ns

#### **Dual-Port RAM**

#### Features

- · Two addresses, two R/W ports
- Asynchronous
- Autodiagnosis
- 128 word × 9 bit 64 word × 18 bit 32 word × 36 bit

#### Notes

- Since the address latch (ADD-L, figure 7) is built in, GA and GB must be open (automatically pulled high) when it is not used.
- Outputs (OA<sub>0</sub>-OA<sub>b</sub> 1/OB<sub>0</sub>-OB<sub>b</sub> 1) are high impedance when read enable (RA/RB) is low.
- You cannot write to the same address from both the A and B ports simultaneously.
- Change the address while write enable (WA/WB) is low only.




Figure 7 Dual-Port RAM Block Diagram

#### Timing






Figure 8 Dual-Port Read Cycle Timing








Figure 10 Dual-Port Write Cycle Timing




Figure 11 Dual-Port Address Latch Timing

#### Table 7 Dual-Port RAM Timing

ltem	Symbol	Min	Тур	Max	Unit
Read cycle time	t <sub>RC</sub>	24		_	ns
Address access time	t <sub>AA</sub>	-	12	20	ns
Output data hold time	t <sub>OH</sub>	1	_	_	ns
Read enable time	t <sub>RON</sub>	—	6	10	ns
Read disable time	t <sub>ROFF</sub>	0.8	<u> </u>	_	ns
Write cycle	twc	24	_		ns
Write pulse width	t <sub>WP</sub>	10		—	ns
Address setup time	twas	6	-	—	ns
Address hold time	t <sub>waH</sub>	8	-		ns
Data setup time	t <sub>WDS</sub>	10		_	ns
Data hold time	t <sub>WDH</sub>	8	_	_	ns
Address latch setup time	t <sub>GAS</sub>	4	—	-	ns
Address latch hold time	<sup>t</sup> GAH	2	_	-	ns

### **Absolute Maximum Ratings**

ltem		Symbol	Rating	Unit
Supply voltage		V <sub>CC</sub>	-0.3 to +6.7	v
Terminal voltage	Input	V <sub>TI</sub>	-0.3 to V <sub>CC</sub> + 0.3	v
	Output	V <sub>TO</sub>	-0.3 to V <sub>CC</sub> + 0.3	v
Output current	Per output	lo	-32 to +32	mA
	Per V <sub>CC</sub> /GND	ют	-70 to +70	mA
Operating tempera	ature	T <sub>opr</sub>	-20 to +75	°C
Storage	With bias	T <sub>bias</sub>	-20 to +85	°C
temperature	Without bias	T <sub>stg</sub>	-55 to +125	°C

## **Electrical Characteristics**

## Terminal Capacitance (Ta = 25°C, f = 1 MHz)

	Symbol	Min	Тур	Max	Unit	Test Condition
Terminal capacitance	CT	-		12.5	pF	V <sub>IN</sub> = 0 V

Note: Terminal capacitance is sampled and not 100% tested.

## Normal Temperature Range (V<sub>CC</sub> = 5 V $\pm$ 5%, Ta = 0°C to +70°C)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
input voltage (TTL level)	VIHT	2.2		V <sub>CC</sub> + 0.3	V	
	VILT	-0.3		0.8	V	······································
input voltage (CMOS level)	VIHC	$0.7 \times V_{CC}$		$V_{CC} + 0.3$	v	
	VILC	-0.3		$0.3 \times V_{CC}$	v	
Schmitt trigger (TTL level)	V <sub>TT+</sub>	(1.5)		2.5	v	$V_{CC} = 5 V$
	V <sub>TT</sub> -	0.7	_	(1.7)	v	$V_{CC} = 5 V$
	$\Delta V_{TT}$	(0.3)	_	_	V	V <sub>CC</sub> = 5 V
Schmitt trigger (CMOS level)	V <sub>TC+</sub>	(2.8)		4.0	V	$V_{CC} = 5 V$
	V <sub>TC</sub> -	1.2		(2.4)	v	V <sub>CC</sub> = 5 V
	ΔV <sub>TC</sub>	(0.3)	_		V	$V_{CC} = 5 V$
Output voltage (I <sub>OL</sub> = 2 mA)	V <sub>OH</sub>	3.5			V	I <sub>OH</sub> = -1 mA
	V <sub>OL</sub>		_	0.4	v	$I_{OL} = 2 \text{ mA}$
Output voltage (I <sub>OL</sub> = 8 mA)	VOH	3.5	_		v	$I_{OH} = -2 \text{ mA}$
	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 8 mA
Output voltage (I <sub>OL</sub> = 12 mA)	V <sub>OH</sub>	3.5			V	I <sub>OH</sub> =4 mA
	V <sub>OL</sub>			0.4	V	l <sub>OL</sub> = 12 mA

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Output voltage (I <sub>OL</sub> = 24 mA)		V <sub>OH</sub>	3.5			- v	l <sub>OH</sub> = -12 mA
		VOL	_	_	0.4	V	l <sub>OL</sub> = 24 mA
Input leakage	current	ILI		_	1	μA	
Output leakage current		ILO	_		1	μA	At high impedance
Pull-up current		I <sub>PU</sub>	80	220	550	μA	V <sub>IN</sub> = GND
Pull-down cu	rrent	IPD	80	220	550	μA	$V_{IN} = V_{CC}$
Gate delay	Internal	t <sub>pd</sub>		0.3	_	ns	2-input power
							NAND, FO = 2, Al = 2 mm
	Input buffer	tpd	-	0.8	—	ns	FO = 2, AI = 2 mm
	Output buffer	t <sub>od</sub>	-	1.8		ns	High-speed buffer
		E.					C <sub>L</sub> = 50 pF
Power dissipation		Pi		9	—	µW/gate	1 MHz

### **Normal Temperature Range (cont)** ( $V_{CC} = 5 V \pm 5\%$ , Ta = 0°C to +70°C)

Note: Input level may be degraded by GND noise due to numbers of output switching simultaneously.

ltem		Symbol	Min	Тур	Max	Unit	Test Condition
Input voltage	(TTL level)	VIHT	2.4	—	$V_{CC} + 0.3$	V	
		VILT	-0.3	_	0.8	V	
Input voltage (CMOS level)		VIHC	$0.7 \times V_{CC}$		$V_{CC} + 0.3$	٧	
		VILC	-0.3	_	$0.3 \times V_{CC}$	V	
Schmitt trigger (TTL level)		V <sub>TT</sub> +	(1.5)	_	2.5	V	$V_{CC} = 5 V$
		V <sub>11</sub> -	0.7		(1.7)	V	$V_{CC} = 5 V$
		$\Delta V_{TT}$	(0.3)			V	$V_{CC} = 5 V$
Schmitt trigger (CMOS level)		V <sub>TC</sub> +	(2.8)	_	4.0	V	$V_{CC} = 5 V$
		V <sub>TC</sub> -	1.2	_	(2.4)	V	$V_{CC} = 5 V$
		ΔV <sub>TC</sub>	(0.3)			٧	$V_{CC} = 5 V$
Output voltage (I <sub>OL</sub> = 2 mA)		V <sub>OH</sub>	3.5			V	I <sub>OH</sub> = -1 mA
		V <sub>OL</sub>	_	—	0.4	V	I <sub>OL</sub> = 2 mA
Output voltage (I <sub>OL</sub> = 8 mA)		VOH	3.5		_	V	$I_{OH} = -2 \text{ mA}$
		V <sub>OL</sub>		_	0.4	V	I <sub>OL</sub> = 8 mA
Output voltage (I <sub>OL</sub> = 12 mA)		VOH	3.5		-	V	I <sub>OH</sub> =4 mA
		VOL			0.4	V	l <sub>OL</sub> = 12 mA
Output voltage (I <sub>OL</sub> = 24 mA)		V <sub>OH</sub>	3.5	—		V	I <sub>OH</sub> = -12 mA
		VOL		_	0.4	V	I <sub>OL</sub> = 24 mA
Input leakage current		ILI		_	1	μA	
Output leakage current		ILO	_	_	1	μA	At high impedance
Pull-up current		I <sub>PU</sub>	80	220	550	μA	V <sub>IN</sub> = GND
Pull-down current		IPD	80	220	550	μA	$V_{IN} = V_{CC}$
Gate delay	Internal	t <sub>pd</sub>		0.3	—	ns	2-input power NAND,
		F-					FO = 2, Al = 2 mm
	Input buffer	t <sub>pd</sub>		0.8		ns	FO = 2, Al = 2 mm
	Output buffer	t <sub>pd</sub>		1.8		ns	High-speed buffer
		P-					C <sub>L</sub> = 50 pF
Power dissipation		Pi		9		µW/gate	1 MHz

Note: Input level may be degraded by GND noise due to numbers of output switching simultaneously.

#### **Characteristic Curves**




Figure 12 Internal Gate Delay Time




Figure 14 Output Current Characteristics (V<sub>OL</sub>—I<sub>OL</sub>)




Figure 13 Output Buffer Delay Time







Figure 15 Output Current Characteristics (V<sub>OH</sub>—I<sub>OH</sub>)

### **Package Dimensions**





.



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

# **ФНІТАСНІ**

#### Hitachi, Ltd.

Semiconductor & IC Div. Karukozaka MN Bldg., 2-1, Ageba-cho, Shinjuku-ku, Tokyo 162, Japan Tel: Tokyo (03) 3266-9376 Fax: (03) 3235-2375

#### For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1819 U S A Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Electronic Components Div. Central Europe Headquarters Hans-Pinsel-Straße 10A 8013 Haar bei München F. R. Germany Tel: 089-46140 Fax: 089-463068 Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Wihtebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA United Kingdom Tel: 0628-585000 Fax: 0628-778322 Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsimshatsui, Kowloon Hong Kong Tel: 852-7359218 Fax: 852-7306071



FEB O 4 1992

026962 🗸 \_ R

M31T014